International Journal of Engineering

International Journal of Engineering

2D Mesh Topology in Clusters for Network-on-Chip Architecture at Large Scales

Document Type : Original Article

Authors
M. Baboli 1
H. Asgharpour-Alamdari 2
1 Department of Electrical Engineering, ARYAN institute of science and Technology, Babol, Iran
2 Department of Electrical Engineering, National University of Skill (NUS), Tehran, Iran
10.5829/ije.2026.39.02b.07
Abstract
It is anticipated that the number of processing cores in chip multiprocessors and systems-on-chip will increase significantly shortly, soondue to Moore's law's continual growth. The task of efficiently and scalablely connecting the various parts of a multiprocessor device has grown more difficult. The network-on-chip (NoC) topologies that are now in use are suitable for small networks but not well-suited for big networks. Due to the longer routes needed to get to their destinations, sent packets inside a big NoC result in higher performance metrics like latency and power consumption. Therefore, creating a new topology suitable for large-size NoCs is required. In this study, we suggested an affordable network design that enhances end-to-end latency performance for large-scale NoCs. The RaMesh topology is made up of mesh network clusters. Additionally, a routing technique appropriate for this architecture was suggested. Altera ModelSim was used to simulate the RaMesh architecture for Verilog hardware models, along with mesh, torus, and clustered 2D mesh. Various network traffic scenarios and network sizes were used in the simulations. According to experimental data, RaMesh outperformed torus, clustered 2D mesh, and similar 2D mesh topologies. Additionally, RaMesh topology was compared to another clustered mesh topology for benchmarking. In comparison to mesh, torus, and clustered 2D mesh, the suggested topology had an average hop count that was at least 31% lower. Additionally, the average latency was reduced by at least 25% when compared to mesh, torus, and clustered 2D mesh.

Graphical Abstract

2D Mesh Topology in Clusters for Network-on-Chip Architecture at Large Scales
Keywords
Network Topology
Clustered 2-D Mesh Topology
Network on Chip Architecture
RaMesh Topology
Altera ModelSim

Subjects

  1. Zhang X, Chen H, Wu Y. Evaluation and validation of efficient hierarchical interconnection in multi-processor system on chip. Cyber-Physical Systems. 2024:1-26. https://doi.org/10.1080/23335777.2024.2326931
  2. Seiler L, Carmean D, Sprangle E, Forsyth T, Dubey P, Junkins S, et al. Larrabee: A many-core x86 architecture for visual computing. IEEE micro. 2009;29(1):10-21. https://doi.org/10.1109/MM.2009.9
  3. Borkar S, editor Thousand core chips: a technology perspective. Proceedings of the 44th annual design automation conference; 2007. https://doi.org/10.1145/1278480.1278667
  4. Weerasena H, Mishra P. Security of Electrical, Optical, and Wireless On-chip Interconnects: A Survey. ACM Transactions on Design Automation of Electronic Systems. 2024;29(2):1-41. https://doi.org/10.1145/3631117
  5. Pouralizadeh Moghaddam F, Gholizade Narm H. Modelling and Compensation of Uncertain Time-delays in Networked Control Systems with Plant Uncertainty Using an Improved Robust Model Predictive Control Method. International Journal of Engineering. 2020;33(6):1134-41. https://doi.org/10.5829/ije.2020.33.06c.11
  6. Valinataj M. Reliability and performance evaluation of fault-aware routing methods for network-on-chip architectures. International Journal of Engineering. 2014;27(4):509-16. 10.5829/idosi.ije.2014.27.04a.01
  7. Lunnikivi H, Hämäläinen R, Hämäläinen TD. Keelhaul: Processor-Driven Chip Connectivity and Memory Map Metadata Validator for Large Systems-on-Chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2024. https://doi.org/10.1109/TVLSI.2024.3454431
  8. Jalali G, Tavakkoli-Moghaddam R, Ghomi-Avili M, Jabbarzadeh A. A network design model for a resilient closed-loop supply chain with lateral transshipment. International Journal of Engineering. 2017;30(3):374-83. 10.5829/idosi.ije.2017.30.03c.07
  9. Hutchings D, Taylor A, Goeders J. Toward FPGA Intellectual Property Encryption from Netlist to Bitstream. ACM Transactions on Reconfigurable Technology and Systems. 2024;18(1):1-27. https://doi.org/10.1145/3656644
  10. Huynh PK, Mustafazade I, Catthoor F, Kandasamy N, Das A. A Scalable Dynamic Segmented Bus Interconnect for Neuromorphic Architectures. IEEE embedded systems letters. 2024. https://doi.org/10.1109/LES.2024.3452551
  11. Lee AY-P, Wang MI-C, Hung C-H, Wen CH-P. PS-IPS: Deploying Intrusion Prevention System with machine learning on programmable switch. Future Generation Computer Systems. 2024;152:333-42. https://doi.org/10.1016/j.future.2023.11.011
  12. Gonzalez-Martinez G, Sandoval-Arechiga R, Solis-Sanchez LO, Garcia-Luciano L, Ibarra-Delgado S, Solis-Escobedo JR, et al. A Survey of MPSoC Management toward Self-Awareness. Micromachines. 2024;15(5):577. https://doi.org/10.3390/mi15050577
  13. Dally WJ, Towles B, editors. Route packets, not wires: on-chip inteconnection networks. Proceedings of the 38th annual design automation conference; 2001. https://doi.org/10.1145/378239.379048
  14. Liu Y, Liu P, Jiang Y, Yang M, Wu K, Wang W, et al. Building a multi-FPGA-based emulation framework to support networks-on-chip design and verification. International Journal of Electronics. 2010;97(10):1241-62. https://doi.org/10.1080/00207217.2010.512017
  15. Benini L, De Micheli G. Networks on chips: A new SoC paradigm. computer. 2002;35(1):70-8. https://doi.org/10.1109/2.976921
  16. Manzoor M, Mir RN. A Review of Design Approaches for Enhancing the Performance of NoCs at Communication Centric Level. Scalable Computing: Practice and Experience. 2021;22(3):347-64. https://doi.org/10.12694/scpe.v22i3.1896
  17. Salminen E, Kulmala A, Hamalainen TD. Survey of network-on-chip proposals. white paper, OCP-IP. 2008;1:13. https://www.academia.edu/download/49663645/Survey_of_Network-on-chip_Proposals.pdf
  18. Sanchez D, Michelogiannakis G, Kozyrakis C. An analysis of on-chip interconnection networks for large-scale chip multiprocessors. ACM Transactions on Architecture and Code Optimization (TACO). 2010;7(1):1-28. https://doi.org/10.1145/1736065.1736069
  19. Bourduas S, Zilic Z, editors. A hybrid ring/mesh interconnect for network-on-chip using hierarchical rings for global routing. First International Symposium on Networks-on-Chip (NOCS'07); 2007: IEEE. https://doi.org/10.1109/NOCS.2007.3
  20. Fu W, Chen T, Liu L. Energy-efficient hybrid optical-electronic network-on-chip for future many-core processors. Elektronika ir Elektrotechnika. 2014;20(3):83-6. https://doi.org/10.5755/j01.eee.20.3.6682
  21. Bahmani M, Reshadi M, Khademzadeh A, Reza A, editors. Corona: Ring-based interconnected topology for on-chip network. 2008 3rd International Design and Test Workshop; 2008: IEEE. https://doi.org/10.1109/IDT.2008.4802497
  22. Gulzari UA, Salcic Z, Farooq W, Anjum S, Khan S, Sajid M, et al. Comparative analysis of 2D mesh topologies with additional communication links for on-chip networks. Computer Networks. 2024;241:110193. https://doi.org/10.1016/j.comnet.2024.110193
  23. Lis M, Ren P, Cho MH, Shim KS, Fletcher CW, Khan O, et al., editors. Scalable, accurate multicore simulation in the 1000-core era. (IEEE ISPASS) IEEE International Symposium on Performance Analysis of Systems and Software; 2011: IEEE. https://doi.org/10.1109/ISPASS.2011.5762734
  24. Taylor MB, Kim J, Miller J, Wentzlaff D, Ghodrat F, Greenwald B, et al. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE micro. 2002;22(2):25-35. https://doi.org/10.1109/MM.2002.997877
  25. Baboli M, Husin NS, Marsono MN, editors. A comprehensive evaluation of direct and indirect network-on-chip topologies. Proceedings of the 2014 international conference on industrial engineering and operations management; 2014. https://www.researchgate.net/profile/Mehdi-Baboli/publication/261364225_A_COMPREHENSIVE_EVALUATION_OF_DIRECT_AND_INDIRECT_NETWORK-ON-CHIP_TOPOLOGIES/links/00b495340f3ac3efbe000000/A-COMPREHENSIVE-EVALUATION-OF-DIRECT-AND-INDIRECT-NETWORK-ON-CHIP-TOPOLOGIES.pdf
  26. Nychis GP, Fallin C, Moscibroda T, Mutlu O, Seshan S. On-chip networks from a networking perspective: Congestion and scalability in many-core interconnects. ACM SIGCOMM computer communication review. 2012;42(4):407-18. https://doi.org/10.1145/2377677.2377757
  27. Qian Z, Bogdan P, Wei G, Tsui C-Y, Marculescu R, editors. A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture. Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis; 2012. https://doi.org/10.1145/2380445.2380475
  28. Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip. ACM Computing Surveys (CSUR). 2006;38(1):1-es. https://doi.org/10.1145/1132952.1132953
  29. Johari S, Kumar A, Sehgal VK, editors. Heterogeneous and Hybrid Clustered Topology for Networks-on-Chip. 2015 7th International Conference on Computational Intelligence, Communication Systems and Networks; 2015: IEEE. https://doi.org/10.1109/CICSyN.2015.41
  30. Chiu G-M. The odd-even turn model for adaptive routing. IEEE Transactions on parallel and distributed systems. 2000;11(7):729-38. https://doi.org/10.1109/71.877831
  31. Baboli M, Husin NS. An Empirical Evaluation of Topologies for Large Scale NoC. TELKOMNIKA Indonesian Journal of Electrical Engineering. 2014;12(12):8133-9. http://dx.doi.org/10.11591/telkomnika.v12i12.6840
  32. Ezhumalai P, Chilambuchelvan A, Arun C. Novel NoC Topology Construction for High‐Performance Communications. Journal of Computer Networks and Communications. 2011;2011(1):405697. https://doi.org/10.1155/2011/405697
  33. Grecu C, Pande PP, Ivanov A, Saleh R. Timing analysis of network on chip architectures for MP-SoC platforms. Microelectronics Journal. 2005;36(9):833-45. https://doi.org/10.1016/j.mejo.2005.03.006
  34. Sharma H, Pfromm L, Topaloglu RO, Doppa JR, Ogras UY, Kalyanraman A, et al. Florets for Chiplets: Data Flow-aware High-Performance and Energy-efficient Network-on-Interposer for CNN Inference Tasks. ACM Transactions on Embedded Computing Systems. 2023;22(5s):1-21. https://doi.org/10.1145/3608098
  35. Howard J, Dighe S, Hoskote Y, Vangal S, Finan D, Ruhl G, et al., editors. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. 2010 IEEE International Solid-State Circuits Conference-(ISSCC); 2010: IEEE. https://doi.org/10.1109/ISSCC.2010.5434077
  36. Owens JD, Dally WJ, Ho R, Jayasimha D, Keckler SW, Peh L-S. Research challenges for on-chip interconnection networks. IEEE micro. 2007;27(5):96-108. https://doi.org/10.1109/MM.2007.4378787
  37. Winter M, Prusseit S, Gerhard PF, editors. Hierarchical routing architectures in clustered 2D-mesh networks-on-chip. 2010 International SoC Design Conference; 2010: IEEE. https://doi.org/10.1109/SOCDC.2010.5682890
  38. Monemi A, Ooi CY, Marsono MN. Low Latency Network‐on‐Chip Router Microarchitecture Using Request Masking Technique. International Journal of Reconfigurable Computing. 2015;2015(1):570836. https://doi.org/10.1155/2015/570836
International Journal of Engineering
Volume 39, Issue 2
TRANSACTIONS B: Applications
February 2026
Pages 361-372