Design and Analysis of Hetero Dielectric Dual Material Gate Underlap Spacer Tunnel Field Effect Transistor

Document Type : Original Article

Authors

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra, India

Abstract

This paper presents a design and analysis of a Hetero Dielectric Dual Material Gate Underlap Spacer Tunnel Field Effect Transistor, aiming to enhance device performance and overcome inherent limitations. The proposed design incorporates a hetero dielectric gate stack, which consists of two distinct dielectric materials such as high-k-dielectric material as hafnium oxide (HfO2) and low-k dielectric material as silicon dioxide (SiO2). With different permittivity values. By selecting these materials, the gate stack can effectively modulate the electric field distribution within the device, improving electrostatic control and reducing ambipolar conduction. Furthermore, an underlap spacer is introduced in the presented structure to create a physical separation between the source and the channel regions. This spacer helps in reducing the direct source-to-drain tunneling current, enhancing the Ion/Ioff current ratio and reducing the subthreshold swing. Additionally, the underlap spacer enables improved gate control over the tunneling process. The proposed Tunnel Field Effect Transistor design is thoroughly analyzed using numerical simulations based on the technology computer-aided design (TCAD) simulator. Performance metrics as the on-state current (Ion), the off-state current (Ioff), ION/IOFF ratio, drain conductance (Gd) and transconductance (Gm) to assess the device's performance. Therefore, these improvements contribute to lower power consumption and improved circuit performance, making it a promising device for low-power applications.

Keywords

Main Subjects

References

  1. Radhamma, E., Vemana Chary, D., Krishnamurthy, A., Venkatarami Reddy, D., Sreenivasa Rao, D., Gowthami, Y. and Balaji, B., "Performance analysis of high-k dielectric heterojunction high electron mobility transistor for rf applications", International Journal of Engineering, Transactions C: Aspects, Vol. 36, No. 9, (2023), 1652-1658. doi: 10.5829/ije.2023.36.09c.09.
  2. Gowthami, Y., Balaji, B. and Srinivasa Rao, K., "Performance analysis and optimization of asymmetric front and back pi gates with dual material in gallium nitride high electron mobility transistor for nano electronics application", International Journal of Engineering, Transactions A: Basics Vol. 36, No. 7, (2023), 1269-1277. doi: 10.5829/ije.2023.36.07a.08.
  3. Narang, R., Saxena, M. and Gupta, M., "Modeling and simulation investigation of sensitivity of symmetric split gate junctionless fet for biosensing application", IEEE Sensors Journal, Vol. 17, No. 15, (2017), 4853-4861. https://doi.org/10.1109/JSEN.2017.2716102
  4. Wangkheirakpam, V.D., Bhowmick, B. and Pukhrambam, P.D., "Investigation of a dual moscap tfet with improved vertical tunneling and its near-infrared sensing application", Semiconductor Science and Technology, Vol. 35, No. 6, (2020), 065013. https://doi.org/10.1088/1361-6641/ab8172
  5. Gowthami, Y., Balaji, B. and Rao, K.S., "Design and performance evaluation of 6nm hemt with silicon sapphire substrate", Silicon, Vol. 14, No. 17, (2022), 11797-11804. https://doi.org/10.1007/s12633-022-01900-7
  6. Kumar, P.K., Balaji, B. and Rao, K.S., "Performance analysis of sub 10 nm regime source halo symmetric and asymmetric nanowire mosfet with underlap engineering", Silicon, Vol. 14, No. 16, (2022), 10423-10436. doi. https://doi.org/10.1007/s12633-022-01747-y
  7. Howldar, S., Balaji, B. and Srinivasa Rao, K., "Design and qualitative analysis of hetero dielectric tunnel field effect transistor device", International Journal of Engineering, Transactions C: Aspects Vol. 36, No. 6, (2023), 1129-1135. doi: 10.5829/ije.2023.36.06c.11.
  8. Karimi, G. and Shirazi, S., "Ballistic (n, 0) carbon nanotube field effect transistors\'iv characteristics: A comparison of n= 3a+ 1 and n= 3a+ 2", International Journal of Engineering, Transactions A: Basics, Vol. 30, No. 4, (2017), 516-522. doi: 10.5829/idosi.ije.2017.30.04a.09.
  9. Dixit, A. and Gupta, N., "A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors", International Journal of Engineering, Transactions A: Basics, Vol. 34, No. 7, (2021), 1718-1724. doi: 10.5829/IJE.2021.34.07A.16.
  10. Kim, J.H., Kim, S. and Park, B.-G., "Double-gate tfet with vertical channel sandwiched by lightly doped si", IEEE Transactions on Electron Devices, Vol. 66, No. 4, (2019), 1656-1661. https://doi.org/10.1109/TED.2019
  11. Chakrabarty, R., Roy, S., Pathak, T. and Kumar Mandal, N., "Design of area efficient single bit comparator circuit using quantum dot cellular automata and its digital logic gates realization", International Journal of Engineering, Transactions C: Aspects,, Vol. 34, No. 12, (2021), 2672-2678. doi: 10.5829/ije.2021.34.12c.13.
  12. Goswami, R., Bhowmick, B. and Baishya, S., "Electrical noise in circular gate tunnel fet in presence of interface traps", Superlattices and Microstructures, Vol. 86, (2015), 342-354. https://doi.org/10.1016/j.spmi.2015.07.064
  13. Roy, A., Mitra, R. and Kundu, A., "Influence of channel thickness on analog and rf performance enhancement of an underlap dg algan/gan based mos-hemt device", in 2019 Devices for Integrated Circuit (DevIC), IEEE. (2019), 186-190.
  14. Nishitani, T., Yamaguchi, R., Asubar, J., Tokuda, H. and Kuzuhara, M., "Improved on-state breakdown characteristics in algan/gan mos-hemts with a gate field plate", in 2019 Compound Semiconductor Week (CSW), IEEE. (2019), 1-2.
  15. Mehrabani, A.H., Fattah, A. and Rahimi, E., "Design and simulation of a novel hetero-junction bipolar transistor with gate-controlled current gain", International Journal of Engineering, Transactions C: Aspects, Vol. 36, No. 03, (2023), 433. doi: 10.5829/ije.2023.36.03c.01.
  16. Rafiee, A., Nickabadi, S., Nobarian, M., Tagimalek, H. and Khatami, H., "Experimental investigation joining al 5083 and high-density polyethylen by protrusion friction stir spot welding containing nanoparticles using taguchi method", International Journal of Engineering, Transactions C: Aspects, Vol. 35, No. 6, (2022), 1144-1153. doi: 10.5829/ije.2022.35.06c.06.
  17. Smith, J.A., Takeuchi, H., Stephenson, R., Chen, Y., Hytha, M., Mears, R.J. and Datta, S., "Experimental investigation of n-channel oxygen-inserted (oi) silicon channel mosfets with high-k/metal gate stack", in 2018 76th Device Research Conference (DRC), IEEE. (2018), 1-2.
  18. Kumar, S. and Sahoo, G., "A random forest classifier based on genetic algorithm for cardiovascular diseases diagnosis (research note)", International Journal of Engineering, Transactions B: Applications, Vol. 30, No. 11, (2017), 1723-1729. doi: 10.5829/ije.2017.30.11b.13.
  19. Balaji, B., Srinivasa Rao, K., Girija Sravani, K., Bindu Madhav, N., Chandrahas, K. and Jaswanth, B., "Improved drain current characteristics of HFO2/SiO2 dual material dual gate extension on drain side-tfet", Silicon, Vol. 14, No. 18, (2022), 12567-12572. https://doi.org/10.1007/s12633-022-01955-6
  20. Kumar, P.K., Balaji, B. and Rao, K.S., "Halo-doped hetero dielectric nanowire mosfet scaled to the sub-10 nm node", Transactions on Electrical and Electronic Materials, Vol., No., (2023), 1-11. https://doi.org/10.1007/s42341-023-00448-6
  21. Emami, N. and Kuchaki Rafsanjani, M., "Extreme learning machine based pattern classifiers for symbolic interval data", International Journal of Engineering, Transactions B: Applications,, Vol. 34, No. 11, (2021), 2545-2556. doi: 10.5829/IJE.2021.34.11B.17
  22. Ehteshamuddin, M., Loan, S.A., Alharbi, A.G., Alamoud, A.M. and Rafat, M., "Investigating a dual moscap variant of line-tfet with improved vertical tunneling incorporating fiqc effect", IEEE Transactions on Electron Devices, Vol. 66, No. 11, (2019), 4638-4645. https://doi.org/10.1109/TED.2019.2942423
  23. Mizutani, T., Ohno, Y., Akita, M., Kishimoto, S. and Maezawa, K., "A study on current collapse in algan/gan hemts induced by bias stress", IEEE Transactions on Electron Devices, Vol. 50, No. 10, (2003), 2015-2020. https://doi.org/10.1109/TED.2003.816549
  24. Ehteshamuddin, M., Loan, S.A. and Rafat, M., "A vertical-gaussian doped soi-tfet with enhanced dc and analog/rf performance", Semiconductor Science and Technology, Vol. 33, No. 7, (2018), 075016. https://doi.org/10.1088/1361-6641/aac97d
  25. Musalgaonkar, G., Sahay, S., Saxena, R.S. and Kumar, M.J., "A line tunneling field-effect transistor based on misaligned core–shell gate architecture in emerging nanotube fets", IEEE Transactions on Electron Devices, Vol. 66, No. 6, (2019), 2809-2816. https://doi.org/10.1088/1361-6641/aac97d
  26. Tallapaneni, N.S. and Megala, V., "Qualitative analysis of dual material gate (SiO2/HFO2) underlapped on drain side tfet (dmgud-tfet) using work function engineering", Silicon, Vol. 14, No. 17, (2022), 11667-11673. https://doi.org/10.1007/s12633-022-01890-6
  27. Priyadarshani, K.N., Singh, S. and Naugarhiya, A., "Dual metal double gate ge-pocket tfet (dmg-dg-ge-pocket tfet) with hetero dielectric: Dc & analog performance projections", Silicon, (2021), 1-12. https://doi.org/10.1007/s12633-021-00955-2
  28. Rani, C.S.H., Roach, R.S., Samuel, T.A. and Lawrence, S.E., "Performance analysis of heterojunction and hetero dielectric triple material double gate tfet", Silicon, (2021), 1-8. https://doi.org/10.1007/s12633-021-01355-2
  29. Bitra, J. and Komanapalli, G., "A comprehensive performance investigation on junction-less tfet (jl-tfet) based biosensor: Device structure and sensitivity", Transactions on Electrical and Electronic Materials, (2023), 1-8. https://doi.org/10.1007/s42341-023-00465-5
  30. Nigam, K., Kumar, S. and Dharmender, "Temperature sensitivity analysis of dual material stack gate oxide source dielectric pocket tfet", Journal of Computational Electronics, Vol. 21, No. 4, (2022), 802-813. https://doi.org/10.1007/s10825-022-01902-z
  31. Verma, P., Nigam, K. and Kumar, S., "Impact of gate overlap and underlap on analog/rf and linearity performance of dual-material gate-oxide-stack double-gate tfet", Applied Physics A, Vol. 128, No. 11, (2022), 955. https://doi.org/10.1007/s00339-022-06083-x
  32. Fouladinia, F. and Gholami, M., "Decimal to excess-3 and excess-3 to decimal code converters in qca nanotechnology", International Journal of Engineering, Transactions C: Aspects, Vol. 36, No. 9, (2023), 1618-1625. doi: 10.5829/ije.2023.36.09c.05.
  33. Jain, G., Sawhney, R.S., Kumar, R. and Saini, A., "Design and comparative analysis of heterogeneous gate dielectric nanosheet tfet with temperature variance", Silicon, Vol. 15, No. 1, (2023), 187-196. https://doi.org/10.1007/s12633-022-02013-x
International Journal of Engineering
Volume 36, Issue 12
TRANSACTIONS C: Aspects
December 2023
Pages 2137-2144

Files

Cited by

Share

How to cite

Statistics