



A High Gain and Forward Body Biastwo-stage Ultra-wideband Low Noise Amplifier with Inductive Feedback in 180 nm CMOS Process

S. S. Mousavi^a, J. Ghasemi^b, M. Gholami^{*b}

^a Mazandaran University of Science and Technology, Babol, Iran

^b University of Mazandaran, Babolsar, Iran

PAPER INFO

Paper history:

Received 30 January 2018

Received in revised form 03 July 2018

Accepted 17 August 2018

Keywords:

Low Noise Amplifier

Ultra-Wideband

Inductive Feedback

High Gain

ABSTRACT

This paper presents a two-stage low-noise ultra-wideband amplifier to obtain the high and smooth gain in 180nm CMOS Technology. The proposed structure has two common source stages with inductive feedback. The first stage is designed for 3GHz frequency and the second stage is designed about 8GHz. In the simulation, symmetric inductors of TSMC 0.18um CMOS technology in ADS software is used. Simulation results show high and relatively smooth S21 equal to 18.674 ± 1.38 dB, the noise figure of less than 3.7dB, the power consumption of 14.6mW with 1.2V supply voltage and suitable matching at the input (S11 < -10.8dB) in 3.1 to 10.6 GHz frequency range. Moreover, IIP3 of this circuit is -9.5dBm at the 7GHz frequency.

doi: 10.5829/ije.2018.31.09c.11

1. INTRODUCTION

Ultra-Wideband (UWB) is a radio technology used for wireless data transmission with higher speed at low energy levels [1]. UWB is suitable for short range applications. In amplitude and frequency modulation, message signal requires a carrier for transmission; thus, an oscillator or mixer is required; but, in UWB technology, the carrier wave is not used. In UWB technology, short time pulses with ultra-low power are used instead of the carrier wave and this increases data transmission rate, accuracy and reduces the cost of manufacturing transmitter and receiver [1].

Ultra-wideband low noise amplifier is the main block in communication receiver [2] after receiving the signal via the antenna. Since the received signal level is very low, noise is one of the main parameters in designs. In addition, smooth and proper gain, input matching [3] and low power consumption are other features of low noise amplifiers. Different topologies are used in designing low noise amplifiers where each one has its own advantages and disadvantages. Common-gate amplifiers which have an input resistance of $1/g_m$ might be suitable option for a

low-noise amplifier [4], on the other hand, they produce more noise compared to common-source amplifiers. In order to reduce the noise of common-gate amplifier, noise cancellation techniques are used [5]. A common gate structure with a negative feedback has been proposed [6]. This circuit has low power consumption, but this power reduction has caused to increase the noise figure. Also, a common gate structure has been used at the first stage due to smaller input resistance [7]. Comparing with other works, the technique introduced in this paper presents smoother gain. Common-source configuration cannot establish matching conditions alone; thus, it is used along with resistive feedback [8]. It has been reported in literature [9], a common source structure with resistive feedback has been used along with noise cancelling technique. This amplifier has been designed in proper power situations and its noise figure is almost acceptable considering the consumption power level but its gain is not flat. Using resistive feedback and the inductance at the gate, 50-ohm input matching is established, but inductance of gate degrades noise figure significantly due to a limited quality factor of the inductance and its value cannot be more than 0.5nH. In

*Corresponding Author Email: m.gholami@umz.ac.ir (M. Gholami)

order to solve this problem, this paper has employed a two-stage amplifier to which an inductive feedback obtain a smooth and high gain.

This paper is organized as follows: The second section investigates the performance of the circuit. Section 3 presents simulation results and section 4 concludes the paper.

2. PROPOSED UWB LNA

The proposed structure is shown in Figure 1 and Table 1. Since achieving a suitable flat gain in 3.1 to 10.6 GHz using one stage is difficult, this circuit is comprised of two common-source stages. First stage which includes transistors M_1 and M_2 which is designed about 3 GHz and the second stage includes transistors M_3 and M_4 also designed about 8 GHz so that the resulting configuration gives a smooth gain throughout the whole frequency interval. Gain diagram of each stages and gain of the resulting configuration are shown in Figure 2. Moreover, since the noise of the first stage plays the main role in noise figure, it has been tried to design the first stage as low noise as possible and the second stage gives more freedom to smooth the gain. Figure 3 shows noise of each stage and resulting noise of two stages. As can be seen in Figure 3, total noise of the circuit is equal to the noise of the first stage and the second stage does not affect much noise. The inductors L_{G1} and L_{G2} can increase bandwidth by changing resonance frequency. What should be noted is that L_{G1} and L_{G2} have a series resistance equal to LW/Q .

This series resistance significantly degrades noise figure of the circuit. Figures 4 and 5 show noise figure of the circuit in terms of L_{G1} and L_{G2} at 10.6 GHz. It can be seen that for values higher than 0.5nH, noise figure increases with a high slope. In this paper, feedback inductances are used to smooth the gain. Inductances in feedback create less noise at the output compared to those at the gate. Therefore, these inductances can be selected for smoothing gain with more freedom (L_{F1} and L_{F2}). Equation (1) shows the input impedance of the first transistor (M_1). Equations (2) and (3) calculate the gain of each stages. Equation (4) represents total gain. It can be seen that feedback inductances L_{F1} and L_{F2} significantly affect the gain of stages which can be adjusted to obtain a smooth gain in the whole frequency range. Figures 6 and 7 show S_{21} parameter for different values of L_{F2} and L_{F1} . It can be seen that smooth gain is obtained between 3.1GHz to 10.6GHz for $L_{F1}=0.8469$ nH and $L_{F2}=1.0$ nH.

$$Z_1 = Z_{F1} \parallel \left(\frac{1}{C_{gs1}S} + L_{S1}S + \frac{g_{m1}L_{S1}}{C_{GS1}} \right) \quad (1)$$

$$A_{v1} = \frac{g_{m2}Z_{D1}}{(1+g_{m2}Z_{F1})} \frac{-Z_{F1}g_{m1}Z_1}{(1+L_{S1}g_{m1}+L_{S1}SC_{GS1})(Z_1+R_S+L_{G1}S+\frac{1}{C_1S})+g_{m1}R_S Z_1} \quad (2)$$

$$A_{v2} = \frac{g_{m3}Z_{D2}}{(1+g_{m3}Z_{F2})} \frac{-Z_{F2}^2 g_{m4}}{Z_{F2}(1+g_{m4}R_{o1})+R_{o1}+\frac{1}{C_2S}+L_{G2}S} \quad (3)$$

$$A_v = A_{v1}A_{v2} \quad (4)$$




Figure 1. Schematic of proposed uwb LNA

TABLE 1. Design values of proposed LNA

M_1	(5.7 μ m/0.18 μ m) \times 64	C_2	1pF	R_B	5k Ω
M_2	(3.7 μ m/0.18 μ m) \times 40	C_3	1pF	L_{S1}	0.11 nH
M_3	(2.3 μ m/0.18 μ m) \times 60	L_{G2}	0.585 nH	L_{D1}	1.1 nH
M_4	(4.0 μ m/0.18 μ m) \times 40	R_{F2}	209 Ω	L_{G1}	0.333 nH
R_{F1}	171 Ω	L_{D2}	0.8nH	L_{F2}	1.0nH
V_{DD}	1.2 v	V_b	0.6 v		
C_1	5.7pF	L_{F1}	0.869 nH		




Figure 2. Simulated S_{21} parameter of 2-stages and total S_{21}




Figure 3. Simulated frequency responses of stages NF and total NF of 2 stages




Figure 7. Simulated S21 of the circuit for different values of LF1




Figure 4. Simulated noise figure of the circuit in terms of LG1 at 10.6 GHz frequency




Figure 5. Simulated noise figure of the circuit in terms of LG2 at 10.6 GHz frequency




Figure 6. Simulated S21 of the circuit for different values of LF2

In this paper, Forward body bias technique is used. Threshold voltage for NMOS transistors can be changed by the following equation:

$$V_{th} = V_{th0} + \gamma(\sqrt{2\Phi_F + V_{SB}} - \sqrt{2\Phi_F}) \quad (5)$$

where, Φ_F and V_{th0} are the surface Fermi potential and threshold voltage for zero substrate bias voltage ($V_{SB} = 0V$) and γ is the body effect parameter [10]. Based on Equation (5), while V_{SB} can be reduced, V_{th} will reduce.

By reducing V_{th} , transistors require a lower bias voltage and as a result, the supply voltage can be designed to lower voltage level. 50-ohm input impedance matching is created using an inductance at source (L_{S1}) and inductive feedback. Figure 8 shows circuit model of the input impedance. In addition, Equation (6) gives the relationship of the input impedance.

$$Z_{in} = R_s + \frac{1}{C_1 S} + L_G S + \left[Z_{F1} \frac{1 + g_{m1} L_{S1} S}{1 + g_{m1} L_{S1} S + \frac{g_{m1}}{g_{m2}}} \parallel \left(\frac{1}{C_{GS1} S} + L_{S1} S + \frac{g_{m1} L_S}{C_{GS1}} \right) \right] \quad (6)$$

A parameter which can be used for stability characteristic is Stern stability coefficient and can be defined as Equation (7). Equation 8 has defined Δ . If $K > 1$ and $\Delta < 1$, the circuit is absolutely stable. That is, it does not oscillate with any combination of source impedances and load [8]. Figures 9 and 10 show that the designed circuit is absolutely stable.




Figure 8. Circuit for calculating input Impedance of proposed UWB LNA




Figure 9. stability factor k




Figure 10. Δ of the proposed uwb LNA

$$K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |S_{11}S_{22} - S_{12}S_{21}|^2}{2|S_{12}S_{21}|} \quad (7)$$

$$\Delta = S_{11}S_{22} - S_{12}S_{21} \quad (8)$$

3. SIMULATION AND RESULTS

In designing of the proposed UWB low-noise amplifier, TSMC 0.18 μ mRFCMOS Technology is used for all transistors, Inductors, Resistors, and Capacitors of the circuit. Also, the inductors of the INDS2_SYM model is used. The total power consumption of the circuit is 14.6mW. Noise figure, input matching, and circuit gain are simulated using ADS Software at -40 to 85 degrees centigrade at different process corner. Figure 11 shows noise figure of proposed LNA. At TT process corner and at 27°C, circuit noise figure is obtained between 3.1dB and 3.7dB. At SS process corner and at 85°C, circuit noise figure is obtained between 3.8dB and 4.4 dB. Moreover, at FF process corner and at -40 degrees of centigrade, noise figure is reduced and varies between 2.2 to 3.3 dB. As can be clearly seen in the Figure 12, the input impedance matching (S11) versus frequency is fairly preserved with respect to the PVT variation. Figure 13 shows S21 of the circuit using $L_{F1}=0.869$ nH and $L_{F2}=1$ nH which has a proper gain in the whole frequency interval. In addition, simulation results for IIP3 are shown in Figure 14 which are obtained using two tones

with 10MHz spacing at 7GHz. Input power is swept from -70 dBm to 10 dBm and IIP3 at 7GHz is -9.5dBm. Additionally, Table 2 compares the structure with other UWB low noise amplifier circuits.




Figure 11. Simulation result of noise figure




Figure 12. Simulation result of S11 parameter




Figure 13. Simulation result of S21 parameter




Figure 14. Simulation result of IIP3 at 7 GHz

TABLE 2. Comparison of the proposed LNA with recently simulated UWB LNAs

Process [nm]	BW [GHz]	S ₂₁ [dB]	S ₁₁ [dB]	NF [dB]	IIP3 [dBm]	Power [mw]	FOM	Reference
180	3.1-10.6	18.67 ± 1.38	<-10.8	3.1-3.7	-9.5	14.6	10.305	This work
130	2.35-9.37	10.3 ^c	<-8	3.68 ^d	-4	9.97	5.43	[11] ^a
90	2.5 – 10.9	10.3	<-11	2.6	10.4	15.6	6.76	[12] ^b
180	3.1-10.6	11.5 ± 1.1	<-10	2.9-5.4	-4.6	15.2	6.54	[13]
180	2-6.5	11	<-10	2.7	4.4	7.6	7.55	[14]
130	4.7-11.7	12.4	<-11.9	2.9	-3	13.5	6.76	[15]
130	2.6-10.7	13.5	<-11	2.7	5	13.5	9.39	[16]
180	3-5	22	<-13.5	4.5	-2	10	2.41	[17] ^b

This table employs FOM (defined in literature [11]) measures to compare the performance of the proposed low noise amplifier with other UWB low noise amplifier circuits.

$$FOM = \frac{S_{21}(\text{dB}) \times BW(\text{GHz})}{(F-1) \times P_{DC}(\text{mw})} \quad (9)$$

In Equation (9), S₂₁ is absolute maximum voltage gain, P_{DC} show power consumption is in mW, BW show bandwidth in GHz and F is minimum noise factor of LNA.

4. CONCLUSIONS

In designing the proposed UWB low noise amplifier, TSMC 0.18um CMOS Technology is used. In this structure, inductances are used in the feedback network to control the gain of stages which can be adjusted to obtain a proper gain in the whole frequency range between 3.1 to 10.6 GHz. In addition, the proposed amplifier performs well between -40° to 85°C and different process corners. The noise figure of this circuit is less than 3.7dB and its power consumption is 14.6mW, the voltage gain of LNA is 18.674±1.38dB and good input matching S₁₁<-10.8 is obtained between 3.1 to 10.6 GHz. Moreover, IIP3 of the proposed amplifier is -9.5 dBm at 7GHz frequency.

5. REFERENCES

1. Kshetrimayum, R.S., "An introduction to uwb communication systems", *IEEE Potentials*, Vol. 28, No. 2, (2009), 9-13.
2. Gholami, M. and Ardeshtir, G., "Dual phase detector based on delay locked loop for high speed applications", *International Journal of Engineering*, Vol. 27, No. 4, (2014), 517-522.
3. Sedaghat, S.B., Karimi, G. and Banitalebi, R., "A low voltage full-band folded cascoded uwb lna with feedback topology", *International Journal of Engineering-Transactions A: Basics*, Vol. 28, No. 1, (2014), 66-73.
4. Khurram, M. and Hasan, S.R., "A 3-5 ghz current-reuse g_m g_m -boosted cg lna for ultrawideband in 130 nm cmos", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 20, No. 3, (2012), 400-409.
5. Jamalkhah, A. and Hakimi, A., "An ultra-wideband common gate lna with g_m -boosted and noise cancelling techniques", in *Electrical Engineering (ICEE), 2013 21st Iranian Conference on*, IEEE., (2013), 1-5.
6. Mohammadi, I., Sahafi, A., Sobhi, J. and Koozehkanani, Z.D., "A linear, low power, 2.5-db nf lna for uwb application in a 0.18 μm cmos", *Microelectronics Journal*, Vol. 46, No. 12, (2015), 1398-1408.
7. Pandey, S. and Singh, J., "A low power and high gain cmos lna for uwb applications in 90 nm cmos process", *Microelectronics Journal*, Vol. 46, No. 5, (2015), 390-397.
8. Razavi, B. and Behzad, R., "Rf microelectronics, Prentice Hall New Jersey, Vol. 2, (1998).
9. Tarighat, A.P. and Yargholi, M., "A cmos low noise amplifier with employing noise cancellation and modified derivative superposition technique", *Microelectronics Journal*, Vol. 54, (2016), 116-125.
10. Zabeli, M., Caka, N., Limani, M. and Kabashi, Q., "The impact of mosfet's physical parameters on its threshold voltage", in *WSEAS Conference MINO*, Vol. 7, (2007), 54-58.
11. Arshad, S., Ramzan, R., Muhammad, K. and Wahab, Q.-u., "A sub-10mw, noise cancelling, wideband lna for uwb applications", *AEU-International Journal of Electronics and Communications*, Vol. 69, No. 1, (2015), 109-118.
12. Jafari, B.M. and Yavari, M., "A uwb cmos low-noise amplifier with noise reduction and linearity improvement techniques", *Microelectronics Journal*, Vol. 46, No. 2, (2015), 198-206.
13. Shim, J., Yang, T. and Jeong, J., "Design of low power cmos ultra wide band low noise amplifier using noise canceling technique", *Microelectronics Journal*, Vol. 44, No. 9, (2013), 821-826.
14. Mehrjoo, M.S. and Yavari, M., "A new input matching technique for ultra wideband lnas", *IEICE Electronics Express*, Vol. 7, No. 18, (2010), 1376-1381.
15. Mirvakili, A. and Yavari, M., "A noise-canceling cmos lna design for the upper band of uwb ds-cdma receivers", in *Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on*, IEEE., (2009), 217-220.
16. Mirvakili, A., Yavari, M. and Raissi, F., "A linear current-reused lna for 3.1-10.6 ghz uwb receivers", *IEICE Electronics Express*, Vol. 5, No. 21, (2008), 908-914.
17. Wang, P., Jonsson, F., Tenhunen, H., Zhou, D. and Zheng, L.-R., "Low noise amplifier architecture analysis for ofdm-uwband system in 0.18 μm cmos", in *NORCHIP, IEEE.*, (2008), 184-189.

A High Gain and Forward Body Biastwo-stage Ultra-wideband Low Noise Amplifier with Inductive Feedback in 180 nm CMOS Process

S. S. Mousavi^a, J. Ghasemi^b, M. Gholami^b

^a Mazandaran University of Science and Technology, Babol, Iran

^b University of Mazandaran, Babolsar, Iran

PAPER INFO

چکیده

Paper history:

Received 30 January 2018

Received in revised form 03 July 2018

Accepted 17 August 2018

Keywords:

Low Noise Amplifier

Ultra-Wideband

Inductive Feedback

High Gain

در این مقاله یک تقویت کننده کم نویز فوق پهن باند دو طبقه برای دستیابی به گین بالا و هموار در تکنولوژی 180 نانومتر معرفی شده است. ساختار پیشنهادی دارای دو طبقه تقویت کننده سورس مشترک همراه با فیدبک سلفی می باشد. طبقه اول حول فرکانس 3 GHz و طبقه دوم حول فرکانس 8 GHz طراحی شده است. در شبیه سازی از سلف های متقارن تکنولوژی TSMC 0.18um CMOS در نرم افزار ADS استفاده شده است. نتایج شبیه سازی S21 بالا و نسبتاً هموار dB $18/1 \pm 174/38$ ، عدد نویز کمتر از 3.7 dB، توان مصرفی 14/6 میلی وات با ولتاژ تغذیه 1/2 ولت و تطبیق مناسب در ورودی (-10 dB < S11) را در گستره فرکانسی 3/1 تا 10/6 گیگاهرتز نشان می دهد. همچنین این مدار دارای IIP3 برابر 9/5 dBm- در فرکانس 7 گیگاهرتز می باشد.

doi: 10.5829/ije.2018.31.09c.11