1. P.D. Tougaw, C.S.L., " Logical devices implemented using quantum cellular", Appl, Vol. 75, No. Phys, (1994), 1818–1824.
2. Khurasia, P.G.A., Quantum cellular automata. 2006.
3. J. Huang, M.M., F. Lombardi, "Design of sequential circuits by quantum-dot cellular automata", Microelectr.J, Vol. 38, (2007), 525–537.
4. Zhang, R., et al, "A method of majority logic reduction for quantum cellular automata.", IEEE Transactions on Nanotechnology, Vol. 3.4, No., (2004), 443-450.
5. Kyosun Kim, K.W., Ramesh Karri, " Quantum-dot cellular automata design guideline", IEICE Trans, Vol. 6, No. Fund, (2006), 1607–1614.
6. Niemir, M.T., Deigning digital systems in quantum cellular automata, m.Sc.Thesis. 2004, Department of Computer Science and Engineering Notre Dame: Indiana.
7. C.S. Lent, M.L., Y. Lu, "Bennett clocking of quantum-dot cellular automata", IOP, Vol. 17, No. Nanotechnology, (2006), 4240–4251.
8. V. Vankamamidi, M.O., F. Lombardi, "Two-dimensional schemes for clocking/timing of qca circuits", IEEE Trans, Vol. 27, No. Comput.-Aided Des. Integrated Circuits Syst, (2008), 34–44.
9. K. Walus, T.J.D., G.A. Jullien, R.A. Budiman, "Qca designer: A rapid design and simulation tool for quantum-dot cellular automata", IEEE Trans., Vol. 3, No. Nanotechnol, (2004), 26-31.
10. A. Shahini Shamsabadi, B.S.G., K. Zamanifar, A. Vafaei, "Applying inherent capabilities of quantum-dot cellular automata to design: D flip-flop case study", J. Syst, Vol. 55, No. Archit, (2009), 180-187.
11. Hashemi, S. and Navi, K., "New robust qca d flip flop and memory structures", Microelectronics Journal, Vol. 43, No. 12, (2012), 929-940.
12. A. Vetteth, K.W., G. A. Jullien, and V. S. Dimitrov, " Ram design using quantum-dot cellular automata", NanoTechnology Conference and Trade Show, Vol. 2, (2003), 160-163.