# International Journal of Engineering 

# Decimal to Excess-3 and Excess-3 to Decimal Code Converters in QCA Nanotechnology 

F. Fouladinia ${ }^{\text {a }}$, M. Gholami ${ }^{*}$ b<br>${ }^{a}$ Department of Electrical Engineering, Faculty of Energy, Kermanshah University of Technology, Kermanshah, Iran<br>${ }^{b}$ Department of Electrical Engineering, Faculty of Engineering and Technology, University of Mazandaran, Babolsar, Iran

## PAPER INFO

## Paper history:

Received 16 April 2023
Received in revised form 13 June 2023
Accepted 14 June 2023

## Keywords:

Quantum-dot Cellular Automata
Excess-3
Decimal
Energy Dissipation
Nanotechnology


#### Abstract

$A B S T R A C T$

Nowadays Quantum-dot Cellular Automata (QCA) is one of the new technologies in nanoscale which can be used in future circuits. Most digital circuits are implemented with CMOS technology, but CMOS has some problems like power consumption and circuit size. So, for solving these problems a new method (QCA) is presented. It is clear that converters play a crucial role in the digital world. So, due to the aforementioned point, in this paper, two digital code converters, containing an excess- 3 to decimal, and a decimal to excess- 3 code converter are presented. The tile method is used to design proposed circuits in quantum-dot cellular automata (QCA) nanotechnology. The tile method gives a unique block for the majority and NOT gates. This property facilitates integration. Both of the proposed code converters have 1.75 clock cycles delay and have an energy dissipation of about 100 meV . In the excess3 code to decimal converter, 516 cells are used, which occupy an area equal to $0.43 \mu \mathrm{~m}^{2}$ also in the decimal to excess- 3 code converter. 321 cells are used, which occupy an area equal to $0.28 \mu \mathrm{~m}^{2}$.


## 1. INTRODUCTION

Nowadays Quantum-dot Cellular Automata (QCA) is one of the new technologies in the nanoscale which can be used in future circuits [1]. Most digital circuits are implemented with CMOS technology, but CMOS has some problems like power consumption and circuit size [2]. So, for solving the aforementioned problems a new method (QCA) is presented. QCA technology can solve scaling issues and presents high frequency up to terahertz [3]. In 1993, this technology was first introduced by Lent et al. [4].

Systems in digital electronic like digital computers are worked in binary form. So, for working and calculating with this type of system, data should be converted to the right codes, here the importance of code converting is felt, and that's why many code converters like decimal to binary, binary to decimal, decimal to excess-3, excess-3 to decimal, etc. were presented by Gholami et al. [5]. Many ICs convert codes. ICs that are based on transistors have some issues like power dissipation and short-channel effects at very low device
sizes [6]. So, utilizing a new method like QCA can be a key step toward solving these problems. Moreover, some methods are presented with the aim of making improvements in the performance of QCA circuits [7]. One of these methods is the tile which is presented by Huang et al. [8]. Tile presents a combined logic function for INV and Majority gates, so the tile method is area efficient because it presents one unique block for INV and Majority gates [9]. Since reducing the occupied area, energy dissipation, and of course, improving the performance is very vital, the technology of integrated circuits was expanded [10-12]. In this paper by using the tile method, two code converters are presented: excess-3 code to decimal (that is the topology of 7443 IC from 74 series IC) and decimal to an excess-3 code. There weren't many papers to present QCA digital code converters, particularly an excess-3 code converter [5], but in the following, some papers about code converters are presented. Raina et al. [9] presented a BCD to sevensegment code. A seven-segment has seven different parts and every part includes a light-emitted diode. This work presents seven circuits for each segment with the gate

[^0]method style. Presenting seven different circuits instead of one circuit is the most important defect of this paper. Kassa et al. [12] presented at first, a full adder (FA); then, with three of that FA, a binary to BCD converter was proposed. This circuit was implemented utilizing the gate method and wasn't optimized as much as possible. Kaity and Singh [13] just like the others, used the gate method and some digital code converters were presented. One of these converters is excess- 3 code to the binary that this circuit was implemented with Feynman gate. In this converter, two of the aforementioned gate has been used. Mukherjee et al. [14] proposed a LTEx module with the gate method style in which a two-input LTEx module consisting of 26 cells and 4 clock phases was used to produce outputs. Every LTEx module is a two-input NAND gate with the new structure, then for implementation of 2 to 16 bits binary to gray code converter, this module has been utilized. Karthik [15] presented a simple converter utilizing basic structures of the QCA technology like wire, majority gate, etc. This circuit is converted BCD to excess-3 code and as mentioned before, the gate method is used in this design which has no new idea. You and Jeon [16] designed at first, a majority gate with five inputs is, this majority gate uses 3 clock phases to give an output, then with this majority and the ability to rotate cells in QCA, a BCD to Excess-3 code converter was implemented. As is clear, due to the high number of inputs and outputs in converting decimal to Excess-3 code, this type of converter has not been paid much attention. Therefore, in this paper, the main focus is on designing a decimal to excess-3 and vice versa code converters in QCA nanotechnology. To design the mentioned converters the tile method is utilized with the aim of reducing the size of the circuit and of course, enabling the circuits to be integrated.

## 2. QCA'S BASIC CONCEPTS

A QCA cell consists of several parts. Two freely moving electrons and four areas are used as wells to trap electrons, known as dots. All of the aforementioned parts are inside a square showing each cell's perimeter. All these cases can be seen in Figure 1. Two valid states can be defined for cells, one is used for logical zero and the other for logical one (known as binary 0 and binary 1 in Figure 1).

One of the advantages of QCA is its very low energy consumption, due to the movement of electrons only


Figure 1. QCA cell and polarization states
inside the cell instead of moving across a conductor like wire, which results in high energy consumption and energy loss. One of the most important gates in this technology is the majority gate, which has the function $\operatorname{Maj}(A, B, C)=A B+A C+B C$, and using it, important gates can be implemented. For instance, AND and OR gates (by setting one of the three inputs as binary 0 for AND gate and binary 1 for OR gate), this gate is shown in Figure 2. As can be seen, five cells are used to implement this gate. Another important gate that is very widely used in the implementation of logic circuits is the inverter gate which is shown in Figure 3. Finally, the wire gate in this technology is presented. This gate is responsible for data transmission and has many applications, as it can be shown in Figure 4.

In QCA, clocking is very important because the simultaneous arrival of the inputs of a gate is very necessary to get the correct answer. As can be seen in Figure 5, in this technology clocking has 4 main phases. The first phase is called the switch, which is the increment of the force that prevents the movement of electrons inside each cell, and the movement of electrons gradually becomes difficult. In the next phase, which is called hold, the forces that prevented the movement of electrons inside each cell, reach their maximum amount and, because of that the location of electrons has remained stable or fixed (This way the cell gets new polarization). In the third phase, called release, the amount of the blocking force will be decreased, and electrons are slowly released. Finally, in the fourth phase, known as relax, the cell has no polarity and electrons will move completely free inside the cell. To apply clocking, it is very important to observe the order of the clock phases, at first, the cells should be in the switch phase(with green color for cells), then hold (purple color), then release (light blue color), And finally, relax


Figure 2. Majority gate in QCA


Figure 3. Inverter gate in QCA


Figure 4. Wire gate in QCA
phase (white color), after a complete clocking cycle, if more phases are needed, second cycle of clocking is started and again clocking is done from the switch phase according to the mentioned method.

Generally, there are several mechanisms for designing and simulating the QCA circuits, the most common method used for design is the gate-based method, and the explanations given are all based on this method. One of the recently used methods to improve circuits is the tile method [8], which is also used in this paper to design and simulate the circuit. As seen earlier, in the gate-based method, there are unique structures for the majority and inverter gates, eliminating the possibility of integrating these circuits, but in the tilebased method, due to the proposed structure, it is possible to integrate the circuit because just one structure is used for both majority and inverter gates. As is shown in Figure 6, a majority gate with three inputs and one output is presented with a tile block. Also in Figure 7, an inverter gate with this method is shown in Figure 8. An example gate is presented that gives $a \bar{b}$ output without any use of an inverter gate.


Figure 5. Clocking in QCA


Figure 6. Majority gate in QCA using the Tile method


Figure 7. Inverter gate in QCA using the Tile method


Figure 8. Majority gate in QCA using the Tile method

Also, as it can be seen the inverter gate can be implemented just like the example that is presented in Figure 8. This type of inverter is shown in Figure 9.

In this inverter, in the first place, the invert of input "a" is calculated, then that value is OR with binary " 0 " or that value is AND with binary " 1 ", both of these calculations have the same results, which is the invert of input "a".

## 3. PROPOSED DIGITAL CODE CONVERTERS IN QCA CIRCUITS

In this section, two digital converters with tile method are proposed, excess-3 code to decimal and decimal to excess-3 code. At first, a logical circuit for the excess-3 code to decimal converter is presented, then an equivalent circuit for this converter with tile method is given, next step the QCA circuit of the excess- 3 code to decimal converter is given, In the following all the mentioned steps for the second converter namely decimal to excess-3 code are presented. To explain about differences between the general and the tile method let's take the NAND gate as a sample. One of the ways to implement this widely used gate there is a need for a common majority gate plus an inverter gate which means there is a need for 16 cells and 3 phases of the clock for implementing a NAND gate. But if the implementation will be done utilizing the tile method there is a need for 12 cells with just 2 phases of the clock, so it's clear that utilizing new methods like the tile method can be a key step toward decreasing the size and of course, the latency of the designed circuit.
3. 1. Proposed Excess-3 to Decimal Converter 74 series ICs are very popular, widely used, and have many educational, research, and industrial uses. One of these ICs is 7443 , which converts excess- 3 code to decimal. The internal circuit of this IC can be seen in Figure 10. Also, the truth table of the aforementioned IC is given in Table 1.

As it is seen, this IC includes 4 inputs for the excess3 numbers and ten outputs for the decimal numbers, ten NAND gates with four inputs and eight NOT gates are used in this circuit. As mentioned, the goal is to implement the circuit in Figure 10. with the tile method in QCA technology. For this purpose, NOT and NAND


Figure 9. Inverter gate in QCA using the Tile method


Figure 10. 7443 IC internal circuit

TABLE 1. The truth table of 7443 IC

| INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | C | B | A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

gates are needed. For NOT gate with tile, the gate presented in Figure 9. will be used. For the NAND gate, the gate that can be seen in Figure 11 will be used.

The following QCA circuit of excess- 3 to the decimal converter using tile method is shown in Figure 13.

The presented circuit is implemented in three layers, the main layer, the via layer, and the top layer, all of these layers are shown in Figures 14 to 16.

To reduce the occupied area of the circuit as much as possible, its design and implementation have been done in three layers. Also, in this circuit, 516 cells are used, occupying an area equal to $0.43 \mu \mathrm{~m}^{2}$. In addition, 6 clock phases have been used in this circuit. The total energy


Figure 11. NAND gate in QCA using the Tile method


Figure 12. Four inputs NAND gate with tile


Figure 13. Proposed excess-3 to the decimal converter (7443 IC) QCA circuit


Figure 14. The main layer of the proposed excess-3 to decimal converter (7443 IC) QCA circuit.

Figure 15. The via layer of proposed excess-3 to decimal converter (7443 IC) QCA circuit.
consumption for this circuit is about $1.14 \mathrm{e}-001 \mathrm{eV}$. As it can be seen from Figure 13. There are not any NOT gates that make the circuit as faster as possible. In this circuit 22 main blocks (which here are tiles and for gate method is majority gate) are used.


Figure 16. The top layer of proposed excess-3 to decimal converter (7443 IC) QCA circuit
3. 2. Proposed Decimal to Excess-3 Code Converter In this section, the circuit of a converter is presented which gives an excess-3 code instead of a decimal number. Just like the previously proposed circuit, this circuit is implemented with the tile method. The logical circuit for this converter is given in Figure 17. Also, the truth table for this circuit is presented in Table 2.

TABLE 2. The truth table of decimal to excess-3 code converter

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | I1 | I2 | 13 | I4 | 15 | 16 | 17 | 18 | 19 | 01 | 02 | 03 | 04 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |



Figure 17. Decimal to excess-3 code converter logical circuit

As it is seen, this converter includes ten inputs for the decimal number (from 0 to 9 ) and four outputs for the excess- 3 number (from 0011 to 1100 ), and four OR are used in this circuit. In this circuit OR gate which is implemented with the tile method is shown in Figure 18 is used.

In the following, the QCA circuit of decimal to excess-3 converter using the tile method is presented in Figure 19.

Just like the previously proposed circuit, this circuit also is implemented in three layers, the main layer, the via layer, and the top layer, all of these layers are shown in Figures 20 to 22.

Same as the previous circuit, to reduce the occupied area of the circuit as much as possible, its design and implementation have been done in three layers. Also, in this circuit, 321 cells are used occupying an area equal to 0.28 square micrometers. In addition, 7 clock phases


Figure 18. NAND gate in QCA using the Tile method


Figure 19. Proposed decimal to excess-3 converter QCA circuit


Figure 20. Main layer of proposed decimal to excess-3 converter QCA circuit


Figure 21. Via layer of proposed decimal to excess-3 converter QCA circuit


Figure 22. The top layer of the proposed decimal to excess3 converter QCA circuit
have been used in this circuit. As can be seen from Figure 19. There are zero NOT gates which make the circuit as faster as possible. In this circuit, 14 main blocks (which here are tiles and for gate method is majority gate) are used. The total power consumption for this circuit is about $1.04 \mathrm{e}-001 \mathrm{eV}$.

## 4. SIMULATIONS AND RESULTS

In this section, the accuracy of the proposed circuits is checked using QCADesigner-E software. QCADesigner$E$ is one of the most reliable software in the field of QCA, and version 2.2 is used in this paper [17, 18]. This software was developed by the University of Calgary.

Using this software, values such as the number of cells, the number of clock phases, the occupied area, and the power consumption can be extracted. In the following, the simulation results of each of the converters will be given in Figure 23. The inputs of the excess-3 code to decimal converter can be seen. These inputs have produced the outputs in Figure 24. As it is clear from the mentioned figure, the proposed circuit has correctly produced the expected values, for example, for producing ( $\left.\mathrm{ABC} C^{\prime} \mathrm{D}^{\prime}\right)^{\prime}$ inputs are $\mathrm{A}=1, \mathrm{~B}=1, \mathrm{C}=0$ and $\mathrm{D}=0$ that produce $A B C^{\prime} D^{\prime}$ output, with inverting this output the main output is produced (this is shown in Figures 23 and 24). For the next converter, decimal to excess- 3 code, in Figure 25. the decimal inputs of this converter can be seen. These inputs have produced the outputs in Figure 26. As it is clear from the outputs, the proposed circuit has correctly produced the expected values, for example, to produce O 4 output which one of $\mathrm{I} 0, \mathrm{I} 2, \mathrm{I} 4, \mathrm{I} 6$, or I 8 is binary " 1 " the output will be binary " 1 " (this is shown in Figures 25 and 26). As mentioned before the first proposed circuit had 516 cells and 6 clock phases have been used in it. Also, the total power consumption for this circuit was about $1.14 \mathrm{e}-001 \mathrm{eV}$. The second proposed circuit had 321 cells and 7 clock phases have been used in it. Also, the total power consumption for this circuit was about $1.04 \mathrm{e}-001 \mathrm{eV}$. The most important cell in energy consumption are fixed cells and of course, the central cell which is played as the calculator cell. Because there are no similar works for this type of conversion, we cannot compare the proposed design with other related works. In Table 3. details of the proposed circuits are given.

As it was clear, in the proposed excess- 3 to decimal converter, in Figure 23. An excess-3 code equal to 0100 was chosen. After 6 phases of the clocking, the answer was checked in Figure 24. (ABC'D')' was supposed to be " 0 ", as it was. To consider another example, 1010 excess-3 code can be chosen. The answer was supposed to be " 0 " just for the (AB'CD')', it can be seen that the correct answer is obtained. To check the proposed decimal to excess- 3 code converter is investigated. In Figure 25, there were 10 different inputs from 0 to 9 of the decimal code. Because $\mathrm{O} 1=\mathrm{I} 8+\mathrm{I} 9$ wherever one of these inputs gets the binary " 1 " O1 output was supposed to be " 1 ", which can be seen in Figure 26.


Figure 23. Inputs of proposed excess-3 to decimal converter QCA circuit

| (ABCD' ${ }^{\text {a }}$ | U $\Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega$ ת |
| :---: | :---: |
| (A'B'CD) |  |
|  |  |
| (ABCD' ${ }^{\text {a }}$ |  |
| (AB'CD' ${ }^{\prime}$ | $\Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega, \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega, \Omega \Omega \Omega$ |
| (A'b'CD) | $\pi \Omega \Omega \int \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \int \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega$ |
| (A'bC'D) |  |
| (Abct ${ }^{\text {d }}$ | $म$ ת $\nearrow \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega, \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega$, |
| (AB'CD) | $\Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \int \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \exists \Omega \Omega \Omega \Omega$ |
| (ABCD) | $Л \Omega \Omega \Omega \Omega \Omega \Omega, Л \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega \Omega, \Omega \Omega \Omega \Omega \Omega \Omega \Omega$ |

Figure 24. Outputs of proposed excess-3 to decimal converter QCA circuit


Figure 25. Inputs of proposed decimal to excess-3 converter QCA circuit


Figure 26. Outputs of proposed decimal to excess-3 converter QCA circuit

TABLE 3. Details of proposed circuits

| TABLE 3. Details of proposed circuits |  |  |
| :--- | :---: | :---: |
| Items | Excess-3 to <br> Decimal converter | Decimal to Excess-3 <br> converter |
| Cell count | 516 | 311 |
| Delay (clock phases) | 6 | 7 |
| Main gate count | 22 | 14 |
| Inverter gate count | 0 | 0 |
| Power consumption | $1.14 \mathrm{e}-001 \mathrm{eV}$ | $1.04 \mathrm{e}-001 \mathrm{eV}$ |
| Designing type | Tile method | Tile method |
| Ability to integrate | HIGH | HIGH |

## 5. CONCLUSION

In this paper, two digital converters were presented, the first one was for converting excess- 3 code to decimal and another one was for converting decimal to excess- 3 code. The method that was used in both of them was the tile method. This method has some advantages, with this method circuits can be integrated and get faster because there is no need to use an inverter gate lonely. In the end, both of the proposed circuits were evaluated with QCADesigner-E, and some reports like cell count, delays, power consumption, etc. were presented.

## 6. REFERENCES

1. Alamdar, H., Ardeshir, G. and Gholami, M., "Using universal nand-nor-inverter gate to design d-latch and d flip-flop in quantum-dot cellular automata nanotechnology", International Journal of Engineering, Transactions A: Basics, Vol. 34, No. 7, (2021), 1710-1717. doi: 10.5829/ije.2021.34.07a.15
2. Gholami, M., Binaei, R. and Gholamnia Roshan, M., "Novel phase-frequency detector based on quantum-dot cellular automata nanotechnology", International Journal of Engineering, Transactions B: Applications, Vol. 33, No. 2, (2020), 269-276 doi: 10.5829/ije.2020.33.02b.11.
3. Zoka, S. and Gholami, M., "Two novel d-flip flops with level triggered reset in quantum dot cellular automata technology", International Journal of Engineering, Transactions C: Aspects, Vol. 31, No. 3, (2018), 415-421. doi: 10.5829/ije.2018.31.03c.03
4. Lent, C.S., Tougaw, P.D., Porod, W. and Bernstein, G.H., "Quantum cellular automata", Nanotechnology, Vol. 4, No. 1, (1993), 49. doi: 10.1088/0957-4484/4/1/004.
5. Khakpour, M., Gholami, M. and Naghizadeh, S., "Parity generator and digital code converter in qca nanotechnology", International Nano Letters, Vol. 10, No. 1, (2020), 49-59 https://doi.org/10.1007/s40089-019-00292-8
6. Huang, J., Momenzadeh, M., Schiano, L. and Lombardi, F., "Simulation-based design of modular qca circuits", in 5th IEEE Conference on Nanotechnology, 2005., IEEE. (2005), 533-536.
7. Parvane, M., Rahimi, E. and Jafarinejad, F., "Optimization of quantum cellular automata circuits by genetic algorithm", International Journal of Engineering, Transactions B: Applications, Vol. 33, No. 2, (2020), 229-236. doi 10.5829/ije.2020.33.02b.07.
8. Huang, J., Momenzadeh, M., Schiano, L., Ottavi, M. and Lombardi, F., "Tile-based qca design using majority-like logic primitives", ACM Journal on Emerging Technologies in Computing Systems, Vol. 1, No. 3, (2005), 163-185. https://doi.org/10.1145/1116696.1116697
9. Raina, B., Verma, C., Gupta, M. and Sharma, V.K., "Binary coded decimal (BCD) seven segment circuit designing using quantum-dot cellular automata (QCA)", in 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI), IEEE. (2021), 126-130.
10. Ramesh, B. and Rani, M.A., "Design of binary to bcd code converter using area optimized quantum dot cellular automata full adder", International Journal of Engineering (IJE), Vol. 9, No. 4, (2015), 49-64.
11. Chakrabarty, R., Roy, S., Pathak, T. and Kumar Mandal, N., "Design of area efficient single bit comparator circuit using quantum dot cellular automata and its digital logic gates realization", International Journal of Engineering, Transactions C: Aspects, Vol. 34, No. 12, (2021), 2672-2678. doi: 10.5829/ije.2021.34.12c.13.
12. Kassa, S. and Nema, S., "Energy efficient novel design of static random access memory memory cell in quantum-dot cellular automata approach", International Journal of Engineering, Transactions B: Applications, Vol. 32, No. 5, (2019), 720-725. doi: 10.5829/ije.2019.32.05b.14.
13. Kaity, A. and Singh, S., "Optimized area efficient quantum dot cellular automata based reversible code converter circuits: Design and energy performance estimation", The Journal of Supercomputing, Vol. 77, No. 10, (2021), 11160-11186 https://doi.org/10.1007/s11227-021-03693-9
14. Mukherjee, C., Panda, S., Mukhopadhyay, A.K. and Maji, B., "Towards modular binary to gray converter design using ltex module of quantum-dot cellular automata", Microsystem Technologies, Vol. 25, (2019), 2011-2018. https://doi.org/10.1007/s00542-018-4066-0
15. Karthik, K., "An efficient design approach of bcd to excess-3 code converter based on qca", International Journal of Engineering Research \& Technology, Vol. 6, No. 6, (2017), 310-316.
16. You, Y.-w. and Jeon, J.-c., "Design of extendable bcd-excess 3 code convertor using quantum-dot cellular automata", Journal of Advanced Navigation Technology, Vol. 20, No. 1, (2016), 6571.
17. Torres, F.S., Wille, R., Niemann, P. and Drechsler, R., "An energy-aware model for the logic synthesis of quantum-dot cellular automata", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 37, No. 12, (2018), 3031-3041. doi: 10.1109/TCAD.2018.2789782.
18. Walus, K., Dysart, T.J., Jullien, G.A. and Budiman, R.A., "Qcadesigner: A rapid design and simulation tool for quantumdot cellular automata", IEEE Transactions on Nanotechnology, Vol. 3, No. 1, (2004), 26-31. doi: 10.1109/TNANO.2003.820815.

## COPYRIGHTS

©2023 The author(s). This is an open access article distributed under the terms of the Creative Commons Attribution (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, as long as the original authors and source are cited. No permission is required from the authors or the publishers.

## Persian Abstract

امروزه اتوماتاى سلولى نتطه كوانتومى (QCA) يكى از فناورى هاى جديد در مقياس نانو است كه مى تواند در مدارهاى آينده مورد استغاده قرار گيرد. اكثر مدارهاى ديجيتال با فناورى CMOS يیاده سازى مى شوند، اما CMOS داراى مشكلاتى مانند مصرف انرزی و اندازه مدار است. بنابراين براى حل اين مشكالات روش جديدى (QCA) ارائه
 يكى مبدل اعشارى به بيش از ارائه شده است. روش كاشى براى طراحى مدارهاى پيشنهادى در فناورى نانو اتوماتاى سلولى نتطه كوانتومى (QCA) استفاده مى شود. روش


مبدل كد اعشارى به بيش از Y اشغال مى كند. اYY سلول استفاده شده است كه مساحتى معادل Y^. • ميكرومتر مربع را اشغال مى كنند.


[^0]:    *Corresponding Author Email: m.gholami@umz.ac.ir (M. Gholami)

