# A New Generalized Step-up Multilevel Inverter Topology Based on Combined T-type and Cross Capacitor Modules 

S. J. Salehi, M. A. Shmasi-Nejad*, H. R. Najafi<br>Department of Electrical and Computer Engineering, University of Birjand, Birjand, Iran

## PAPER INFO

## Paper history:

Received 30 March 2023
Received in revised form 23 April 2023
Accepted 24 April 2023

## Keywords:

Multilevel Inverter
Switched-capacitor
Step-up Topology
Peak Inverse Voltage
Nearest Level Control


#### Abstract

$A B S T R A C T$

This paper presents a new symmetrical switched-capacitor (SC) multilevel inverter topology which can convert the input DC voltage to a step-up multilevel AC waveform on the load. This proposed multilevel inverter consists of one T-type and several cross-capacitor modules. The structure of the generalized multilevel inverter is such that the peak inverse voltage (PIV) remains constant as the number of crosscapacitor modules increases which leads to reduce the total standing voltage (TSV) of the switches and cost function compared to other traditional topologies. The introduced structure can inherently generate the positive, negative, and zero voltage levels on the output without the back-end H -bridge section. The capacitor's voltages in the T-type and cross modules are inherently balanced, simplifying the control system under the nearest level control (NLC) switching strategy. To verify the performance of the proposed topology, several simulations and experimental results for a type 13-level inverter are provided by MATLAB and TMS320F28379D DSP, respectively.


doi: 10.5829/ije.2023.36.07a.16

## 1. INTRODUCTION

Nowadays, multilevel inverters (MLIs) are being developed for application in renewable energy resources, high voltage DC (HVDC) systems, electrical vehicles, microgrid systems, and so on [1, 2]. They can generate a staircase voltage which leads to reducing the total harmonic distortion (THD) and size of the passive filter on the output. The other advantages of multilevel inverters consist of low voltage stress on the semiconductor devices (switches and diodes), low dv/dt stress, and high efficiency [3, 4]. Generally, the MLIs are divided into three conventional groups: neutral point clamped (NPC), flying capacitor (FC), and cascaded Hbridge (CHB). The NPC and FC-type inverters have many diodes and capacitors in their structures, respectively. However, some topologies such as activeNPC and transistor-NPC have been developed by researchers for overcoming it, but these configurations still require extra auxiliary circuits for balancing the
neutral point [5-7]. The CHB-based topologies need several isolated input DC sources to obtain a number of high voltage levels on the output. For many applications such as photovoltaic (PV) systems and wind turbines, it is necessary that a step-up inverter is applied to increase the input DC voltage [8, 9]. It must be stated that none of the three conventional topologies mentioned above can boost the input DC voltage. So, researchers introduced several approaches to achieve this purpose. One of the approaches is to use a coupling inductor or transformer in a multilevel inverter structure [10-14]. However, in low frequencies (lower than 50 Hz ), the inductors and transformers make the system drastically bulky and expensive. Alemi-Rostami and Rezazadeh [10] introduced a boost multilevel inverter with the presence of a coupling inductor. Nevertheless, the voltage gain has not been assessed for various frequency ranges. Moreover, using an H-bridge as a polarity generation circuit increases the PIV of switches when the number of modules is increased. An increase in PIV leads to an

[^0]increase in the voltage rating of switches and thus increases the volume and cost of the whole system. Ghanbari, and Tousi [11] presented a boost transformerbased binary hybrid multilevel inverter which is required only a single DC source instead of several isolated DC sources. However, in this scenario, in addition to increasing the volume of the system, it requires several H -bridge cells leading to an increase in the TSV. Another approach to obtain the boost capability of MLIs is to use circuits based on switched-capacitor (SC) which inherently have the self-balancing ability [15, 16]. However, there are two concerns about this type of MLIs. One is the complexity of the system due to a high number of device counts such as switches and capacitors and another is the performance in high-frequency (HF) conditions for many applications such as high-speed motors, induction heating, and electric vehicles. Several SC-based MLIs have been reported with a reduction in the number of semiconductor devices, but with an increase in the modules, the PIV of switches has been drastically increased [17-23]. Hussan et al. [17] introduced an SC topology for smart grid application with two T-type capacitor modules. The T-type modules can inherently balance the capacitor voltages. However, using three isolated DC power sources is the most important challenge related to this topology. Taheri et al. [18] presented a 17 -level SC multilevel inverter topology with several cross-capacitor modules. In this configuration, the number of switches has been drastically reduced. Nevertheless, by increasing the cross-capacitor modules (especially in asymmetrical mode), the PIV of switches is increased to achieve the number of high voltage levels. Recently, Khenar et al. [24] introduced a boost self-balancing SC multilevel inverter based on combined T-type and cross-capacitor modules which can keep PIV constant by increasing the capacitor modules. However, obtaining the 13-level output voltage, it requires 23 switches, 4 diodes, and 6 capacitors. So, in the number of high voltage levels, the inverter introduced by Khenar et al. [24] needs a high number of capacitors. According to the discussion made above, this paper presents a new structure of SC multilevel inverter with the following properties,
i. Step-up capability without the presence of any transformer and inductor.
ii. Constant PIV in the switches with increasing the number of modules.
iii. 13-level topology with single DC bus, 20 switches, 4 capacitors, and without power diode.
iv. Performance in low frequency (LF) and HF conditions.
Generally, the proposed topology has two important characteristics. First, it provides a high gain voltage on the load (as much as 6). Secondly, by increasing the number of cross-module, the peak inverse voltage (PIV) remains constant, leading drastically to reduce the total
standing voltage of the switches. The rest of this paper has been arranged as follows: section 2 introduces the proposed topology with switching states. Section 3 gives the comparison of the new SC multilevel inverter with other conventional topologies. Section 4 elaborates on the nearest level control as the switching technique. The calculations of capacitance values and power losses in the proposed topology are performed in section 5 . In section 6 , several simulations and experimental results are conducted to verify the performance of the proposed topology. Finally, the conclusions are organized in section 7.

## 2. CIRCUIT OF THE PROPOSED TOPOLOGY

2. 3. 13-level Structure The circuit structure of the proposed 13-level inverter is shown in Figure 1.

This figure contains one T-type module and two cross-capacitor modules. The T-type module includes six switches ( $\mathrm{S}_{1} \mathrm{~S}_{2} \mathrm{~S}_{3} \mathrm{~S}_{4} \mathrm{~S}_{5} \mathrm{~S}_{6}$ ) and two capacitors ( $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{12}$ ). The cross-capacitor modules consist of a non-expandable part with switches ( $\mathrm{S}_{7} \mathrm{~S}_{8} \mathrm{~S}_{9} \mathrm{~S}_{10} \mathrm{~S}_{11} \mathrm{~S}_{12}$ ) and capacitor $\mathrm{C}_{\mathrm{f}}$ and an expandable part with switches $\left(\mathrm{S}_{13} \mathrm{~S}_{14} \mathrm{~S}_{15} \mathrm{~S}_{16} \mathrm{~S}_{17}\right)$ and capacitor $\mathrm{C}_{\mathrm{m}}$. In general, the proposed 13-level topology consists of 20 switches (with 3 bi-directional switches), 4 capacitors, a zero diode, and one DC bus ( $\mathrm{V}_{\mathrm{dc}}$ ). For achieving the high voltage gain on the output, the capacitors $\mathrm{C}_{\mathrm{f}}$ and $\mathrm{C}_{\mathrm{m}}$ can be connected together as parallel with the sum of the capacitors $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{\mathrm{t} 2}$. Table 1 and Figure 2 show the switching states and current commutation paths of the proposed multilevel inverter, respectively. The current commutation paths are arranged to obtain the voltage levels $\pm 1 \mathrm{~V}_{\mathrm{dc}}, \pm 2 \mathrm{~V}_{\mathrm{dc}}, \pm 3 \mathrm{~V}_{\mathrm{dc}}$, $\pm 4 \mathrm{~V}_{\mathrm{dc}}, \pm 5 \mathrm{~V}_{\mathrm{dc}}, \pm 6 \mathrm{~V}_{\mathrm{dc}}$, and $0 \mathrm{~V}_{\mathrm{dc}}$. According to states 6 and 8 in Table 1, and Figures (2h) and (2b), the capacitors $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{\mathrm{t} 2}$ are charged by T-type throughout switches $\mathrm{S}_{1} \mathrm{~S}_{4} \mathrm{~S}_{5} \mathrm{~S}_{3}$ and $\mathrm{S}_{1} \mathrm{~S}_{2} \mathrm{~S}_{5} \mathrm{~S}_{6}$, respectively, up to $1 \mathrm{~V}_{\text {dc }}$ in a selfbalancing manner.

On the other hand, referring to states 5 and 10 , and Figures ( 2 g ) and ( 2 j ), the capacitors $\mathrm{C}_{\mathrm{f}}$ and $\mathrm{C}_{\mathrm{m}}$ can be


Figure 1. Proposed step-up 13-level inverter topology

TABLE 1. Switching states for the proposed 13-level inverter. The symbols C, D, and W indicate charge, discharge, and without change, respectively

| Process | States | T-module$\mathbf{S}_{1} \mathbf{S}_{2} \mathbf{S}_{3} \mathbf{S}_{4} \mathbf{S}_{5} \mathbf{S}_{6}$ | Cross-module |  | $\mathrm{C}_{11} \mathrm{C}_{62} \mathrm{C}_{\mathrm{f}} \mathrm{C}_{\mathrm{m}}$ | $\mathbf{V}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Non-Expandable | Expandable |  |  |
|  |  |  | $\mathbf{S}_{7} \mathbf{S}_{\mathbf{8}} \mathbf{S}_{\mathbf{9}} \mathbf{S}_{10} \mathbf{S}_{111} \mathbf{S}_{12}$ | $\mathbf{S}_{13} \mathbf{S}_{14} \mathbf{S}_{15} \mathbf{S}_{16} \mathbf{S}_{17}$ |  |  |
| Switching <br> states/capacitor states/voltage levels | 1 | 011100 | 001001 | 01010 | D-D-D-D | $+6 \mathrm{~V}_{\text {dc }}$ |
|  | 2 | 001010 | 001001 | 01010 | W-D-D-D | $+5 \mathrm{~V}_{\text {dc }}$ |
|  | 3 | 011100 | 001000 | 10010 | D-D-D-W | $+4 \mathrm{~V}_{\text {dc }}$ |
|  | 4 | 001010 | 001000 | 10010 | W-D-D-W | $+3 \mathrm{~V}_{\mathrm{dc}}$ |
|  | 5 | 011100 | 110010 | 11010 | D-D-C-C | $+2 \mathrm{~V}_{\text {dc }}$ |
|  | 6 | 001010 | 010000 | 10010 | C-D-W-W | $+1 \mathrm{~V}_{\mathrm{dc}}$ |
|  | 7 | 101111 | 010000 | 10010 | W-W-W-W | $0 \mathrm{~V}_{\mathrm{dc}}$ |
|  | 8 | 110011 | 010000 | 10010 | W-C-W-W | $0 \mathrm{~V}_{\mathrm{dc}}$ |
|  | 9 | 001010 | 100010 | 01100 | D-W-W-W | $-1 \mathrm{~V}_{\mathrm{dc}}$ |
|  | 10 | 000001 | 110010 | 11100 | D-D-C-C | $-2 \mathrm{~V}_{\text {dc }}$ |
|  | 11 | 001010 | 100010 | 00101 | D-W-W-D | $-3 \mathrm{~V}_{\mathrm{dc}}$ |
|  | 12 | 000001 | 100010 | 00101 | D-D-W-D | $-4 \mathrm{~V}_{\text {dc }}$ |
|  | 13 | 001010 | 000110 | 00101 | D-W-D-D | $-5 \mathrm{~V}_{\mathrm{dc}}$ |
|  | 14 | 000001 | 000110 | 00101 | D-D-D-D | $-6 \mathrm{~V}_{\text {dc }}$ |
| PIV/1 $\mathrm{V}_{\text {dc }}$ |  | 1-1-1-1-1-2 | 4-4-4-4-2-2 | 4-2-2-2-2 | ------- | ------- |


(a)

(c)

(f)

(d)

(g)

(b)

(e)

(h)


Figure 2. Current commutation paths to generate various voltage levels on the output according to switching states shown in Table 1. (a) $0 \mathrm{~V}_{\mathrm{dc}}$, (b) $0 \mathrm{~V}_{\mathrm{dc}}$, (c) $+6 \mathrm{~V}_{\mathrm{dc}}$, (d) $+5 \mathrm{~V}_{\mathrm{dc}}$, (e) $+4 \mathrm{~V}_{\mathrm{dc}}$, (f) $+3 \mathrm{~V}_{\mathrm{dc}}$, (g) $+2 \mathrm{~V}_{\mathrm{dc}}$, (h) $+1 \mathrm{~V}_{\mathrm{dc}}$, (i) $-1 \mathrm{~V}_{\mathrm{dc}}$, (j) $-2 \mathrm{~V}_{\mathrm{dc}}$, (k) $-3 \mathrm{~V}_{\mathrm{dc}}$, (l) $-4 \mathrm{~V}_{\mathrm{dc}}$, (m) $5 \mathrm{~V}_{\mathrm{dc}}$, and (n) $-6 \mathrm{~V}_{\mathrm{dc}}$.
simultaneously charged up to $2 \mathrm{~V}_{\mathrm{dc}}$ through the sum of the voltages of capacitors $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{\mathrm{t} 2}$. Hence, the total voltage of the capacitors is obtained as $6 \mathrm{~V}_{\mathrm{dc}}$, which is equal to the voltage gain and the number of voltage levels in the half-cycle of the output in the proposed 13-level multilevel inverter.

## 2. 2. Generalized Structure According to Figure

 3, the proposed SC multilevel inverter can be extended by several cross-modules consecutively to obtain the high number of voltage levels on the output. With the addition of each expandable module, the PIV of the switches remains constant. Table 2 shows the number of device counts and blocking voltage of switches for the N level proposed topology.As shown in this table, the switches $\left(\mathrm{S}_{1} \mathrm{~S}_{2} \mathrm{~S}_{3} \mathrm{~S}_{4} \mathrm{~S}_{5}\right)$ and $\left(\mathrm{S}_{9} \mathrm{~S}_{10}\right)$ have the lowest $\left(1 \mathrm{~V}_{\mathrm{dc}}\right)$ and the highest $\left(4 \mathrm{~V}_{\mathrm{dc}}\right)$ blocking voltage, respectively. So, the PIV of the switches in the proposed multilevel inverter is $4 \mathrm{~V}_{\mathrm{dc}}$.

## 3. COMPARISON WITH OTHER TOPOLOGIES

In this section, the proposed SC multilevel inverter is compared with other topologies [20-24] in view of the number of switches, number of diodes, number of capacitors, TSV, and cost function (CF). According to Table 3, which lists these parameters, the proposed topology has the lowest number of capacitors and TSV. For instance, in the 13 -level case, the number of capacitors in the literature [20-24] is $5,5,5,5$, and 6 ,


Figure 3. Generalized proposed SC multilevel inverter

TABLE 2. characteristics of proposed SC multilevel inverter for N level and $\mathrm{N}_{\mathrm{sw}}$ switch

| Parameter | Value |
| :---: | :---: |
| Number of switches ( $\mathrm{N}_{\mathrm{sw}}$ ) | $1.5 \mathrm{~N}+0.5 \quad(\mathrm{~N}=9,13,17,21, \ldots)$ |
| Number of gate drivers ( $\mathrm{N}_{\mathrm{g}}$ ) | $1.25 \mathrm{~N}+0.75 \quad(\mathrm{~N}=9,13,17,21, \ldots)$ |
| Number of capacitors $\left(\mathrm{N}_{\mathrm{C}}\right)$ | $0.25 \mathrm{~N}+0.75$ ( $\mathrm{N}=9,13,17,21, \ldots)$ |
| Blocking voltage for T module | $\begin{aligned} & 1 \mathrm{~V}_{\mathrm{dc}} \text { for all switches expect } \mathrm{S}_{6} \\ & \qquad\left(2 \mathrm{~V}_{\mathrm{dc}}\right) \end{aligned}$ |
| Blocking voltage for NonExpandable module | $4 V_{d c}$ for all switches expect $S_{11}$ and $\mathrm{S}_{12}\left(2 \mathrm{~V}_{\mathrm{dc}}\right)$ |
| Blocking voltage for Expandable module | $2 \mathrm{~V}_{\mathrm{dc}}$ for all switches expect $\left(\mathrm{N}_{\mathrm{SW}^{-}}\right.$ <br> 4)-th switch ( $4 \mathrm{~V}_{\mathrm{dc}}$ ) |

respectively while it is equal to 4 in the proposed topology. Now, lets the CF be defined as follows:

$$
\begin{equation*}
C F=N_{\text {semiconductor }}+N_{C}+\alpha \times \frac{T S V}{V_{d c}}+\beta \times \frac{P I V}{V_{d c}} \tag{1}
\end{equation*}
$$

where $\mathrm{N}_{\text {semiconductor }}$ is the number of switches and diodes. Moreover, $\alpha$ and $\beta$ are the weight of TSV and PIV against the number of device counts ( $\mathrm{N}_{\text {semiconductor }}+\mathrm{N}_{\mathrm{C}}$ ), respectively. $\alpha$ and $\beta$ are selected more than 1 when the TSV and PIV are more important than the device counts. On the other hand, $\alpha$ and $\beta$ are selected less than 1 when the TSV and PIV are less important than the device counts. For a more detailed review, Figure 4 is shown graphically the comparison of the proposed multilevel inverter with others. As shown in Figure 4(b), the PIV for [24] and proposed topologies remain constant with increasing the number of levels.

Moreover, according to Figure 4(d), the proposed multilevel inverter has the lowest CF than other topologies whether with $\alpha=\beta=0.5$ or with $\alpha=\beta=1.5$. In a general view, it seems that the introduced inverter has close competition with the literature [24]. However, the number of capacitors and the CF in the proposed topology are more favorable.

TABLE 3. Comparison of the proposed multilevel inverter with other topologies for an N -level output voltage

| Parameters | [20] | [21] | [22] | [23] | [24] | Proposed |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| number of switches | $\frac{3 N-1}{2}$ | $\frac{2 N+6}{2}$ | $\frac{N+7}{2}$ | $\frac{3 N-1}{2}$ | $\frac{3 N+7}{2}$ | $\frac{3 N+1}{2}$ |
| Number of capacitors | $\frac{N-3}{2}$ | $\frac{N-3}{2}$ | $\frac{N-3}{2}$ | $\frac{N-3}{2}$ | $\frac{N-1}{2}$ | $\frac{N+3}{4}$ |
| Number of diodes | 0 | $N-1$ | $\frac{N-1}{2} V_{d c}$ | $\frac{N-1}{2} V_{d c}$ | $\frac{N-1}{2} V_{d c}$ | No need |
| PIV for H-bridge switches | $\frac{N-1}{2} V_{d c}$ | $\frac{N-1}{2} V_{d c}$ | $\frac{N-1}{2} V_{d c}$ | $\frac{N-1}{2} V_{d c}$ | 4 | $4 V_{d c}$ |
| Maximum PIV for switches need |  |  |  |  |  |  |
| $\frac{N-1}{2} V_{d c}$ | $\frac{7 N-13}{2}$ | $\frac{N^{2}}{4}+2 N-\frac{5}{4}$ | $\frac{N^{2}}{4}+\frac{3}{2} N-\frac{7}{4}$ | $\frac{N^{2}+18 N-19}{8}$ | $\frac{7 N-11}{2}$ | $4 V_{d c}$ |


(a)

(b)


Figure 4. Comparison of the proposed topology with others. (a) number of capacitors, (b) PIV, (c) CF for $\alpha=\beta=0.5$, and (d) CF for $\alpha=\beta=1.5$

## 4. NEAREST LEVEL CONTROL

There are two general switching techniques for the multilevel inverter which are called as high switching frequency (HSF) and fundamental switching frequency (FSF) [25]. In the HSF switching techniques such as multi-carrier pulse width modulation (MC-PWM), one full sinusoidal wave is compared with several sawtooth waves with switching frequencies higher than 2 kHz . This technique is used mostly for closed-loop control systems [26]. On the other hand, switching techniques based on FSF cause lower power losses on the inverter than HSF techniques. The most famous of the FSF techniques are nearest level control (NLC) and selective harmonic elimination (SHE). In the SHE scheme, by solving several non-linear equations using the Newton-Raphson method, the switching angles for generating gate pulses are obtained. However, at a high number of voltage levels, solving equations becomes very complicated and boring [27]. In the NLC switching technique, a full sinusoidal wave as the reference signal $\left(\mathrm{V}_{\text {ref }}\right)$ is compared with a multi-step signal so that the output voltage is close to a multilevel wave, leading to simplifying the control of the switches. For this purpose, first, the reference signal is normalized by the maximum voltage level factor ( $\mathrm{V}_{\text {omax }}$ ) then it is quantized in form of a multi-step wave. Finally, the quantized wave decides which switch to activate [28, 29]. Figure 5 shows briefly how to
implement the NLC switching technique which has been considered in this work. In this figure, $\mathrm{t}_{\mathrm{i}}$ is the switching time of the $\mathrm{i}^{\text {th }}$ level, and it is described as follows:

$$
\begin{equation*}
t_{i}=\frac{1}{\omega} \sin ^{-1}\left(\frac{2 i-1}{N-1}\right), \quad i=1,2,3, \ldots, \frac{N-1}{2} . \tag{2}
\end{equation*}
$$

where $\omega$ is the reference angular frequency and it is formulated as $\omega=2 \pi \mathrm{f}_{\mathrm{s}}$.

## 5. CAPACITANCE AND POWER LOSSES CALCULATIONS

In this section, the capacitance and power losses are calculated for a type 13-level proposed topology. In all cases, it is assumed the load is purely resistive.

## 5. 1. Capacitance Calculation As shown in Figure

1 , there are four capacitors in the proposed 13-level inverter which can be charged and discharged at various instant intervals. The capacitors $\mathrm{C}_{\mathrm{t} 1}, \mathrm{C}_{\mathrm{t} 2}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ are charged up to $1 \mathrm{~V}_{\mathrm{dc}}, 1 \mathrm{~V}_{\mathrm{dc}}, 2 \mathrm{~V}_{\mathrm{dc}}$, and $2 \mathrm{~V}_{\mathrm{dc}}$, respectively. To charge these capacitors at the mentioned voltages, it is necessary to know the optimal value of the capacitance values.

For this purpose, the largest discharging cycle (LDC) of the capacitors is considered. Using Table 1, it can be depicted the charging and discharging time intervals of the capacitors which are shown in Figure 6. As shown in this figure, the LDC of the capacitors $\mathrm{C}_{\mathrm{t} 1}, \mathrm{C}_{\mathrm{t} 2}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ is between $\left(t_{1}\right.$ to $\left.T / 2-t_{1}\right),\left(t_{1}+T / 2\right.$ to $\left(T-t_{1}\right),\left(t_{3}\right.$ to $\left.T / 2-t_{3}\right)$, and ( $t_{5}$ to $T / 2-t_{5}$ ), respectively. It should be noted that the

(a)

(b)

Figure 5. NLC switching technique for the pulse generation in the proposed multilevel inverter (a) block diagram (b) graphical presentation


Figure 6. Charging and discharging time intervals of the capacitors $\mathrm{C}_{\mathrm{t}}, \mathrm{C}_{12}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ used in the proposed topology

LDC of the capacitors $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{12}$ is equal to each other, leading to equalize of capacitances $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{12}$ (i.e. $\mathrm{C}_{\mathrm{t} 1}=\mathrm{C}_{12}$ ). So, the calculation of the capacitance is only performed for one of them.

The expression for the discharging states of the capacitors $\mathrm{C}_{\mathrm{t}}, \mathrm{C}_{12}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ in the LDC time interval are described as follows:

$$
\begin{align*}
& \Delta Q_{C_{11}}=\Delta Q_{C_{12}}=\int_{t_{1}}^{T / 2-t_{1}} i_{L}(t) d t  \tag{3}\\
& \Delta Q_{C_{f}}=\int_{t_{3}}^{T / 2-t_{3}} i_{L}(t) d t  \tag{4}\\
& \Delta Q_{C_{m}}=\int_{t_{5}}^{T / 2-t_{5}} i_{L}(t) d t \tag{5}
\end{align*}
$$

where $i_{L}(t)$ is the instantaneous load current and it can be written as,

$$
\begin{equation*}
i_{L}(t)=i_{m} \sin (\omega t) \tag{6}
\end{equation*}
$$

where $\mathrm{i}_{\mathrm{m}}$ is the peak of the load current. From Equations (3) to (5), the values of the $\mathrm{C}_{\mathrm{t}}, \mathrm{C}_{\mathrm{t}}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ can be formulated as,

$$
\begin{align*}
& C_{t 1}=C_{t 2}=\frac{1}{\Delta V_{C_{11}}} \int_{t_{1}}^{T / 2-t_{1}} i_{L}(t) d t  \tag{7}\\
& C_{f}=\frac{1}{\Delta V_{C_{f}}} \int_{t_{3}}^{T / 2-t_{3}} i_{L}(t) d t  \tag{8}\\
& C_{m}=\frac{1}{\Delta V_{C_{m}}} \int_{t_{5}}^{T / 2-t_{5}} i_{L}(t) d t \tag{9}
\end{align*}
$$

where $\Delta \mathrm{V}_{\mathrm{Ct}}, \Delta \mathrm{V}_{\mathrm{Cf}}$, and $\Delta \mathrm{V}_{\mathrm{Cm}}$ are the permissible voltage ripple of the capacitors $\mathrm{C}_{\mathrm{t} 1}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$, respectively. By considering the value of $\mathrm{V}_{\mathrm{dc}}=20 \mathrm{v}$ (to achieve the maximum output voltage level $\mathrm{V}_{\text {omax }}=120 \mathrm{v}$ ), the capacitors $\mathrm{C}_{\mathrm{t} 1}, \mathrm{C}_{\mathrm{t} 2}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ are charged up to $20 \mathrm{v}, 20 \mathrm{v}$, 40 v , and 40 v , respectively. Hence, the values of $\Delta \mathrm{V}_{\mathrm{Ct} 1}$, $\Delta \mathrm{V}_{\mathrm{Cf}}$, and $\Delta \mathrm{V}_{\mathrm{Cm}}$, which are usually considered as $10 \%$ of the corresponding capacitor voltage, can be obtained as:

$$
\left\{\begin{array}{l}
\Delta V_{C t 1}=\Delta V_{C t 2}=2 v  \tag{10}\\
\Delta V_{C f}=4 v \\
\Delta V_{C m}=4 v
\end{array}\right.
$$

The solution of Equations (7), (8), and (9) leads to appear the values of $\mathrm{C}_{\mathrm{t} 1}=\mathrm{C}_{12}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ which are expressed as:

$$
\begin{align*}
& C_{t 1}=C_{t 2}=\frac{2 \times i_{m} \cos \left(\omega t_{1}\right)}{2 \pi f_{s} \times \Delta V_{C_{11}}}  \tag{11}\\
& C_{f}=\frac{2 \times i_{m} \cos \left(\omega t_{3}\right)}{2 \pi f_{s} \times \Delta V_{C_{f}}}  \tag{12}\\
& C_{m}=\frac{2 \times i_{m} \cos \left(\omega t_{5}\right)}{2 \pi f_{s} \times \Delta V_{C m}} \tag{13}
\end{align*}
$$

By using Equation (2), for $\mathrm{N}=13$ and $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$, the switching times are obtained as $\mathrm{t}_{1}=0.00026 \mathrm{~s}, \mathrm{t}_{2}=0.0008 \mathrm{~s}$, $\mathrm{t}_{3}=0.0014, \mathrm{t}_{4}=0.002 \mathrm{~s}, \mathrm{t}_{5}=0.0027 \mathrm{~s}$, and $\mathrm{t}_{6}=0.0037 \mathrm{~s}$. Using these switching times and Equation (10), for $\mathrm{i}_{\mathrm{m}}=2 \mathrm{~A}$, the final solution of $\mathrm{C}_{\mathrm{t} 1}, \mathrm{C}_{\mathrm{t} 2}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ come out to be $6300 \mu \mathrm{~F}, 6300 \mu \mathrm{~F}, 2900 \mu \mathrm{~F}, 2100 \mu \mathrm{~F}$, respectively. The available values of the capacitors in the laboratory are $2200 \mu \mathrm{~F}$ and $4700 \mu \mathrm{~F}$. For this reason, in the experimental setup, the capacitors $\mathrm{C}_{\mathrm{t}}, \mathrm{C}_{\mathrm{t}}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ are equally chosen as much as $(3 \times 2200 \mu \mathrm{~F}),(3 \times 2200 \mu \mathrm{~F}), 4700 \mu \mathrm{~F}$, and $2200 \mu \mathrm{~F}$, respectively.
5. 2. Power Losses Calculation Generally, power losses in the proposed SC multilevel inverter are classified into three groups consisting of switching losses, conducting losses, and capacitor losses which are described as follows.
5. 2. 1. Switching Losses The switching losses are created due to delays in turning on and turning off the switches and reverse recovery time on the diodes. when the pulse reaches the gate of a switch, it takes a $t_{o n}$ of seconds for the collector-emitter voltage and collector current to reach their final values. In addition, when the pulse is removed from the gate, it takes a $t_{\text {off }}$ of seconds for the switch to turn off. These delays $t_{\text {on }}$ and $t_{\text {off }}$ cause switching losses on the switches. The switching losses during the on ( $\mathrm{P}_{\mathrm{sw}, \text { on }}$ ) and off ( $\mathrm{P}_{\mathrm{sw}, \text { off }}$ ) states of a typical switch are calculated by Equations (1) and (2), respectively [30].

$$
\begin{align*}
& P_{s w, o n}=\frac{1}{6} f_{s} \times V_{o f f} \times I_{o n} \times t_{o n}  \tag{14}\\
& P_{s w, o f f}=\frac{1}{6} f_{s} \times V_{o f f} \times I_{o n} \times t_{o f f} \tag{15}
\end{align*}
$$

where $t_{o n}$ and $t_{\text {off }}$ are turning on and off time of switches, $f_{s}$ is the switching frequency, $V_{\text {off }}$ is the voltage rating of the switch and $\mathrm{I}_{\text {on }}$ is the average load current. Moreover, the switching losses on the diodes are calculated as follows:

$$
\begin{equation*}
P_{s w, D}=\frac{1}{6} f_{s} \times V_{R M} \times I_{R M} \times t_{B} \tag{16}
\end{equation*}
$$

Where $\mathrm{V}_{\mathrm{RM}}$ and $\mathrm{I}_{\mathrm{RM}}$ are the maximum voltage and current of the reverse recovery, respectively. In addition, $t_{B}$ is the delay time of reverse current. The total switching losses are formulated as follows:

$$
\begin{align*}
P_{s w, t o t a l}= & \sum_{i=1}^{N_{s w}}\left(\sum_{j=1}^{N_{\text {on }}}\left(P_{s w, o n, i j}\right)+\sum_{j=1}^{N_{\text {off }}} P_{s w, o f f, i j}\right) \\
& +\sum_{k=1}^{N_{D}}\left(\sum_{h=1}^{N_{\text {off }}}\left(P_{s w, D, k h}\right)\right) \tag{17}
\end{align*}
$$

Where $\mathrm{N}_{\mathrm{sw}}$ and $\mathrm{N}_{\mathrm{D}}$ are the numbers of the switch and diode, respectively. Moreover, $\mathrm{N}_{\mathrm{on}}$ and $\mathrm{N}_{\text {off }}$ are the numbers of the on and off states of the switch and diode during a fundamental cycle ( $1 / \mathrm{Ts}$ ).
5. 2. 2. Conducting Losses Conducting losses are created in the proposed SC topology due to the resistance and voltage drop on the switches and antiparallel diodes during turning on. The average conducting losses for the transistor $\left(\mathrm{P}_{\mathrm{cT}}\right)$ and antiparallel diode ( $\mathrm{P}_{\mathrm{cD}}$ ) can be expressed as [31]:

$$
\left\{\begin{array}{l}
P_{c T}=V_{C E O} I_{c, a v e}+R_{c} I_{c, r m s}^{2}  \tag{18}\\
P_{c D}=V_{D O} I_{D, a v e}+R_{d} I_{D, r m s}
\end{array}\right.
$$

where $\mathrm{I}_{\text {ave }}$ and $\mathrm{I}_{\mathrm{rms}}$ represent the average root-meansquare (RMS) values for the collector current. Moreover, $V_{D O}$ and $R_{d}$ are the forward voltage drop and on-state resistance of the antiparallel diode, respectively. Equation (18) elaborates on the conducting losses for each switch and diode. In another approach, it can be described by each output voltage level. For this purpose, consider Figure 6 in which there are six non-repetitive voltage levels (level 1: $\pm 1 \mathrm{~V}_{\mathrm{dc}}$, level $2: \pm 2 \mathrm{~V}_{\mathrm{dc}}$, level 3: $\pm 3 \mathrm{~V}_{\mathrm{dc}}$, level 4: $\pm 4 \mathrm{~V}_{\mathrm{dc}}$, level $5: \pm 5 \mathrm{~V}_{\mathrm{dc}}$, and level $6: \pm 6 \mathrm{~V}_{\mathrm{dc}}$ ) for a 13-level output. Here, the zero level is not considered because it does not produce the conducting losses. By assuming the pure resistive load, the average conducting losses in transistors ( $\mathrm{P}_{\mathrm{cT}}$ ) and their antiparallel diodes ( $\mathrm{P}_{\mathrm{cD}}$ ) for mentioned six non-repetitive voltage levels can be formulated as follows:

$$
\left\{\begin{array}{l}
P_{c T, \text { leveli }}=\left(k_{T i}\right)\left[V_{C E O} I_{c, \text { ave,leveli }}+R_{c} I_{c, r m s, \text { leveli }}^{2}\right]  \tag{19}\\
P_{c D, \text { leveli }}=\left(k_{D i}\right)\left[V_{D O} I_{D, \text { ave,leveli }}+R_{d} I_{D, r m s, \text { leveli }}^{2}\right]
\end{array}\right.
$$

$K_{T}$ and $K_{D}$ coefficients are the numbers of switches and diodes, respectively. For each voltage level, these coefficients have been shown in Table 4.

Eventually, the sum of the conducting losses can be formulated as follows:

$$
\begin{equation*}
P_{c, \text { totala }}=\sum_{i=-6}^{6}\left(P_{c T, \text { leveli }}+P_{c D, \text { leveli }}\right) \tag{20}
\end{equation*}
$$

5. 2. 3. Capacitor Losses In a capacitor, there are two types of losses. One is conduction losses ( $\mathrm{P}_{\mathrm{c}, \mathrm{r}}$ ) due to inner resistance ( $\mathrm{R}_{\mathrm{c}}$ ) and another is voltage ripple losses ( $\mathrm{P}_{\mathrm{c}, \text { ripple }}$ ). The capacitor voltage ripple losses are created by the difference between the DC bus voltage and the voltage across capacitors in charging mode. These losses are formulated as follows [32]:

$$
\begin{align*}
& P_{C, r}=\frac{2 \pi f_{r e f}}{\pi} \sum_{i=1}^{6}\left(\int_{t_{a, i}}^{t_{b i}} R_{c} i_{C i}^{2} d t\right)  \tag{21}\\
& P_{C, \text { ripple }}=\frac{f_{r e f}}{2} \sum_{i=1}^{6}\left(C_{i} \Delta V_{C i}^{2}\right) \tag{22}
\end{align*}
$$

where $\left(t_{a, i}, t_{b, i}\right)$ are LDC intervals for the ith capacitor. Thus, capacitor losses are given as follows:

$$
\begin{equation*}
P_{l o s s, c a p}=P_{c, r}+P_{C, r i p p l e} \tag{23}
\end{equation*}
$$

using Equations (18), (21), and (24), it can be written the efficiency of the proposed topology as:

TABLE 4. Coefficients of $K_{T}$ and $K_{D}$ in each voltage level for a 13-level output

| Output level | $\mathbf{K}_{\mathbf{T}}$ | $\mathbf{K}_{\mathbf{D}}$ |
| :--- | :---: | :---: |
| $+1 \mathrm{~V}_{\mathrm{dc}}$ | 4 | 3 |
| $+2 \mathrm{~V}_{\mathrm{dc}}$ | 6 | 2 |
| $+3 \mathrm{~V}_{\mathrm{dc}}$ | 4 | 2 |
| $+4 \mathrm{~V}_{\mathrm{dc}}$ | 6 | 1 |
| $+5 \mathrm{~V}_{\mathrm{dc}}$ | 5 | 1 |
| $+6 \mathrm{~V}_{\mathrm{dc}}$ | 7 | 0 |
| $-1 \mathrm{~V}_{\mathrm{dc}}$ | 4 | 3 |
| $-2 \mathrm{~V}_{\mathrm{dc}}$ | 4 | 2 |
| $-3 \mathrm{~V}_{\mathrm{dc}}$ | 5 | 2 |
| $-4 \mathrm{~V}_{\mathrm{dc}}$ | 5 | 1 |
| $-5 \mathrm{~V}_{\mathrm{dc}}$ | 5 | 1 |
| $-6 \mathrm{~V}_{\mathrm{dc}}$ | 5 | 0 |

$$
\begin{align*}
\eta & =\frac{\text { Pout }}{\text { Pin }}=\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {loss }}} \\
& =\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {sw }, \text { total }}+P_{c, \text { total }}+P_{\text {los } s, \text { cap }}} \tag{24}
\end{align*}
$$

It should be noted that the switching losses in the proposed multilevel inverter can be ignored due to the use of the NLC switching technique. Therefore, for calculating the efficiency, it can be modeled a switch IGBT on the simulation environment which is shown in Figure 7.

Figure 8 depicts the efficiency curve in term of multiple load powers. To bring the results of simulation and experimental efficiency closer, three types of switches with specifications listed in Table 5 are considered.
According to Figure 8, the efficiency of the proposed multilevel inverter with the switch IRG4IBC30 is higher than the other two switches. This is because the $\mathrm{V}_{\mathrm{CEO}}$ and $\mathrm{R}_{\mathrm{C}}$ in the IRG4IBC30 are lower than others. For this reason, in this work, the switch IRG4IBC30 is used in the laboratory setup. Moreover, its model is applied to the simulation results.

## 6. SIMULATION AND EXPERIMENTAL RESULTS

To validate the proposed SC multilevel inverter topology, several simulations and experimental results are performed for a type 13-level inverter under various impedance loads and LF and HF conditions.


Figure 7. The equivalent circuit of a switch IGBT with an antiparallel diode to calculation of the efficiency

## 6. 1. Simulation Results <br> In the simulation

 environment, the DC bus and capacitance parameters are set at $\left(\mathrm{V}_{\mathrm{dc}}=20 \mathrm{v}\right)$ and $\left(\mathrm{C}_{\mathrm{t} 1}=6300 \mu \mathrm{~F}, \quad \mathrm{C}_{\mathrm{t} 2}=6300 \mu \mathrm{~F}\right.$, $\mathrm{C}_{\mathrm{f}}=3300 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{m}}=3300 \mu \mathrm{~F}$ ), respectively. Moreover, the frequency of the reference signal is set at two values $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$ and 500 Hz . To achieve high-precision processing, the sample time is regulated at $10 \mu \mathrm{~s}$. Figure 9 shows the output voltage and its harmonic spectrum under frequency $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. As shown in this figure, the THD of output voltage is $6.33 \%$, which is less than $8 \%$ complying with the IEEE-519 standards. Figure 10 depicts the output parameters under pure resistive load $(Z=60 \Omega)$ and $f_{s}=50 \mathrm{~Hz}$. Firstly, considering that the voltage gain in the proposed topology is equal to 6 , the maximum voltage level $\mathrm{V}_{\text {omax }}$ is close to $(6 \times 20=120)$ volts according to Figure 10(a). Secondly, as shown in Figure 10(b), the peak of load current agrees with ohm law ( $120 \mathrm{v} / 60 \Omega=2 \mathrm{~A}$ ).TABLE 5. The parameters values of the three types of switches IGBT for assessing the efficiency of the proposed topology

| Switch IGBT | Antiparallel diode | External antiparallel diode | $\mathrm{V}_{\text {CEO }}(\mathrm{v})$ | $\mathbf{R}_{\mathrm{C}}(\boldsymbol{\Omega})$ | $\mathbf{V}_{\text {DO }}(\mathrm{v})$ | $\mathrm{R}_{\mathrm{d}}(\mathbf{\Omega})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STGH20N50FI | No | MBRF20100CT | 2.5 | 0.125 | 0.85 | 0.085 |
| IRGP35B60 | Yes | ------ | 1.85 | 0.084 | 2 | $0 . .075$ |
| IRG41BC30 | No | MBRF20100CT | 1.4 | 0.077 | 0.85 | 0.085 |



Figure 8. Efficiency curve of proposed topology for three types of IGBT switch

According to Figures $10(\mathrm{c}), 10(\mathrm{~d}), 10(\mathrm{e})$, and $10(\mathrm{f})$, the voltage of capacitors $\mathrm{C}_{\mathrm{t} 1}, \mathrm{C}_{\mathrm{t} 2}, \mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$ are close to $20 \mathrm{v}, 20 \mathrm{v}, 40 \mathrm{v}$, and 40 v , respectively to product a 13 -level output voltage. Figure 11 shows the output parameters of a 13-level inverter with a change in load impedance from $Z=60 \Omega$ to $Z=30 \Omega$ at $t=1 \mathrm{~s}$ under $f_{s}=50 \mathrm{~Hz}$. As shown in this figure, the peak of output current has been increased approximately from $\mathrm{i}=2 \mathrm{~A}$ to 4 A with a fast dynamic behavior. From Figures 11(c), 11(d), 11(e), and 11f, it seems that, with increasing the load, the voltages of the capacitors have been slightly decreased. This is because of the increase in voltage drop on the IGBT switches. Figure 12 depicts the output parameters with a change in impedance load from $\mathrm{Z}=60 \Omega$ to $\mathrm{Z}=60 \Omega+100 \mathrm{mH}$ at $\mathrm{t}=1 \mathrm{~s}$



Figure 9. Simulation results for (a) output voltage, and (b) harmonic spectrum of output voltage with $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$ under NLC switching technique
under $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. For an inverter, the inductive load act as a low pass filter. So, it is expected that the output current is close to a pure sinusoidal waveform. This phenomenon has been clearly seen in Figure 12(b). To evaluate the proposed topology in HF conditions, a simulation result has been performed according to Figure 13 with $\mathrm{f}_{\mathrm{s}}=500 \mathrm{~Hz}$. In this frequency, the output current is strongly diminished when the load is changed from pure resistive to induction case, as shown in Figure 13(b). This is because of the increasing the induction reactance from zero to $X_{L}=\mathrm{L} \omega=(\mathrm{L} \times 2 \times \pi \times 500) \Omega$. In other words, in $\mathrm{f}_{\mathrm{s}}=500 \mathrm{~Hz}$, the inductive load impedance is higher than the resistive load.

Moreover, in HF conditions, according to Figures 13(c), 13(d), 13(e), and 13(f), the voltage ripple of capacitors is less than the LF conditions. This issue is compatible with Equations (11), (12), and (13) by considering the capacitances as constant.
6. 2. Experimental Results According to Figure 14, a laboratory system has been provided to implement the proposed13-level inverter topology. The experimental setup contains a DSP, a gate driver circuit, several capacitor banks, the proposed multilevel inverter, multiple power supplies for gate driver circuit, several resistive loads, an inductive load, a current sensor and a


Figure 10. Simulation results for constant pure resistive load $\left(\mathrm{Z}=60 \Omega\right.$ ) under $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. (a) output voltage, (b) output current, (c) capacitor voltage $\mathrm{C}_{\mathrm{t}}$, (d) capacitor voltage $\mathrm{C}_{\mathrm{t}}$, (e) capacitor voltage $\mathrm{C}_{\mathrm{f}}$, and (f) capacitor voltage $\mathrm{C}_{\mathrm{m}}$


Figure 11. Simulation results under change in pure resistive load from $Z=60 \Omega$ to $Z=30 \Omega$ at $t=1 \mathrm{~s}$ under $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. (a) output voltage, (b) output current, (c) capacitor voltage $\mathrm{C}_{\mathrm{t} 1}$, (d) capacitor voltage $\mathrm{C}_{\mathrm{t} 2}$, (e) capacitor voltage $\mathrm{C}_{\mathrm{f}}$, and (f) capacitor voltage $\mathrm{C}_{\mathrm{m}}$


Figure 12. Simulation results under change in impedance load from $Z=60 \Omega$ to $Z=60 \Omega+100 \mathrm{mH}$ at $t=1 \mathrm{~s}$ under $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. (a) output voltage, (b) output current, (c) capacitor voltage $C_{t 1}$, (d) capacitor voltage $C_{t 2}$, (e) capacitor voltage $\mathrm{C}_{\mathrm{f}}$, and (f) capacitor voltage $\mathrm{C}_{\mathrm{m}}$


Figure 13. Simulation results under change in impedance load from $Z=60 \Omega$ to $Z=60 \Omega+100 \mathrm{mH}$ at $t=1 \mathrm{~s}$ under $\mathrm{f}_{\mathrm{s}}=500 \mathrm{~Hz}$. (a) output voltage, (b) output current, (c) capacitor voltage $\mathrm{C}_{\mathrm{t} 1}$, (d) capacitor voltage $\mathrm{C}_{\mathrm{t} 2}$, (e) capacitor voltage $\mathrm{C}_{\mathrm{f}}$, and (f) capacitor voltage $\mathrm{C}_{\mathrm{m}}$


Figure 14. The experimental setup
resistive voltage sensor. The details of the whole system have been listed in Table 6. In the gate driver circuit, there are two groups ICs for transferred pulse gates from DSP to the multilevel inverter. One is 74 HC 245 buffer and another is HCPL-3120 as the main IGBT driver. The buffer IC is created an infinite impedance between DSP and multilevel inverter which prevents more currents from by the DSP. The most important of the HCPL-3120 is that it acts as isolator and driver, simultaneously. In this study, it has been used a ZMCT103C as the hall-effect current sensor. A prominent feature of this sensor is that its output is isolated from other parts of the setup.

Moreover, to measure the load current, it does not need any interface circuit. Figure 15 shows the
experimental results for the output voltage and current under pure resistive load at $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. Generally, when a resistive load is used, the voltage and current have no

TABLE 6. The parameters and devices applied to the laboratory setup

| Parameter/ Device | Value/ Type |
| :--- | :---: |
| DSP | TMS320F28379D |
| $\mathrm{V}_{\mathrm{dc}}$ | 20 v |
| Maximum expected voltage level | 120 v |
| Output voltage frequency | 50 Hz and 500 Hz |
| Capacitors | $\mathrm{C}_{\mathrm{t} 1}=\mathrm{C}_{\mathrm{t}}=6300 \mu \mathrm{~F}$ and |
| IGBT | $\mathrm{C}_{\mathrm{f}}=\mathrm{C}_{\mathrm{m}}=3300 \mu \mathrm{~F}$ |
| Antiparallel diode | IRG 4 IBC 30 |
| Driver | MBRF 20100 CT |
| Buffer | $\mathrm{HCPL}-3120$ |
| Resistive loads | 74 HC 245 |
| Inductive load | $50 \Omega$ and $300 \Omega$ |
| Current sensor | 500 mH |
| Output voltage sensor | $\mathrm{ZMCT} 103 \mathrm{C}(1: 4)$ |
| Capacitor voltage sensor for $\mathrm{V}_{\mathrm{cf}}$ | Resistive divider (1:15) |
| and $\mathrm{V}_{\mathrm{cm}}$ |  |



Figure 15. Experimental results for output voltage (yellow) and current (blue) with pure resistive load at $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. (a) with constant impedance $Z=300 \Omega$. (b) with changing the load impedance from $\mathrm{Z}=300 \Omega$ to $50 \Omega$. To obtain the actual voltage and current values, the vertical axis must be multiplied by factors 15 and 4 , respectively (see Table 6).
phase difference from each other and the waveform of the output current is a multilevel form same as the output voltage. Considering table 6 , the peak value of the output voltage is about ( $3.5 \times 2 \times 15=105 \mathrm{v}$ ).

However, this value is slightly different from the maximum expected voltage level ( 120 v ) because of the voltage drop on the IGBTs and diodes in the laboratory setup. As shown in Figure 15(b), the load impedance has increased six times. For this reason, the output current peak has been reached from $(0.15 \times 0.5 \times 4=0.3 \mathrm{~A})$ to ( $0.9 \times 0.5 \times 4=1.8 \mathrm{~A}$ ).

Figure 16 depicts the experimental results with a purely inductive load as $\mathrm{Z}=500 \mathrm{mH}$ under $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. In relation to this figure, there are two outstanding points. First, the output current is close to a sinusoidal waveform same as in Figure 12(b). secondly, a 90 -degree phase difference has been shown between the output voltage and current.

Figure 17 shows the capacitors voltage waveform of the $\mathrm{C}_{\mathrm{t} 1}, \mathrm{C}_{\mathrm{t} 2}, \mathrm{C}_{\mathrm{m}}$, and $\mathrm{C}_{\mathrm{f}}$ under output frequency $\mathrm{f}=50 \mathrm{~Hz}$. According to Figure 6, because the discharging time of the capacitors $\mathrm{C}_{\mathrm{t} 1}$, and $\mathrm{C}_{\mathrm{t} 2}$ is more than the capacitors $\mathrm{C}_{\mathrm{f}}$, and $\mathrm{C}_{\mathrm{m}}$, the voltage ripple of the capacitors $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{\mathrm{t} 2}$ is more than others which can be seen in Figure 17. From the view of the voltage range, the capacitor's voltages of $\mathrm{C}_{\mathrm{t} 1}$ and $\mathrm{C}_{\mathrm{t} 2}$ are equal to $\mathrm{V}_{1}=15 \mathrm{v}$ as shown in Figure 17(a).


Figure 16. Experimental results for output voltage (yellow) and current (blue) with pure inductive load $\mathrm{Z}=500 \mathrm{mH}$ at $\mathrm{f}_{\mathrm{s}}=50 \mathrm{~Hz}$. To obtain the actual voltage and current values, the vertical axis must be multiplied by factors 15 and 4, respectively (see Table 6)

Moreover, according to Figure 17(b), the capacitor's voltages of $\mathrm{C}_{\mathrm{f}}$ and $\mathrm{C}_{\mathrm{m}}$ are about $\mathrm{V}_{2}=37 \mathrm{v}$. The $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ must be 20 v , and 40 v , respectively but the voltage drop of the switches and diodes has caused such an issue. For assessing the HF condition, an experimental result is performed at $\mathrm{f}_{\mathrm{s}}=500 \mathrm{~Hz}$ which is shown in Figure 18. In this figure, with horizontal zoom, it can be shown that the 13-level waveform is well produced at the output without the voltage levels going out of order.

(b)

Figure 17. Experimental results for capacitor voltages under pure resistive load at $f_{s}=50 \mathrm{~Hz}$. (a) capacitors voltage $\mathrm{V}_{\mathrm{ct1}}$ and $\mathrm{V}_{\mathrm{ct} 2}(\mathrm{~b})$ capacitors voltage $\mathrm{V}_{\mathrm{cf}}$ and $\mathrm{V}_{\mathrm{cm}}$. To obtain the actual voltage value of capacitors $\mathrm{C}_{\mathrm{f}}$ and $\mathrm{C}_{\mathrm{m}}$, the vertical axis must be multiplied by factor 1.5 (see Table 6)


Figure 18. Experimental results for output voltage under pure resistive load at $\mathrm{f}_{\mathrm{s}}=500 \mathrm{~Hz}$

## 7. CONCLUSION

A new switched-capacitor multilevel inverter based on combined T-type and cross modules without H-bridge was introduced in this work. The proposed topology has the ability to boost as well as modularity with only one DC-link source. In the case of 13 -level conditions, the proposed multilevel inverter includes 20 switches and 4 capacitors to produce a voltage gain of 6 . In modularity conditions, the PIV of switches remains constant as the number of cross-modules increases. Hence, the TSV and CF can be drastically decreased compared to other topologies. Under the NLC switching technique, the THD of output voltage in the proposed multilevel inverter is $6.33 \%$ which conforms to the IEEE standards. The simulation and experimental results confirm the validity of the proposed topology under steady state and transient conditions as well as performance in HF and LF domains.

## 8. REFERENCES

1. Fang, J., Blaabjerg, F., Liu, S. and Goetz, S.M., "A review of multilevel converters with parallel connectivity", IEEE Transactions on Power Electronics, Vol. 36, No. 11, (2021), 12468-12489. doi: 10.1109/TPEL.2021.3075211.
2. Gupta, K.K., Ranjan, A., Bhatnagar, P., Sahu, L.K. and Jain, S., "Multilevel inverter topologies with reduced device count: A review", IEEE Transactions on Power Electronics, Vol. 31, No. 1, (2015), 135-151. doi: 10.1109/TPEL.2015.2405012.
3. Arif, M.S.B., Mustafa, U., Siddique, M.D., Ahmad, S., Iqbal, A., Ashique, R.H. and Ayob, S.b., "An improved asymmetrical multilevel inverter topology with boosted output voltage and reduced components count", IET Power Electronics, Vol. 14, No. 12, (2021), 2052-2066. https://doi.org/10.1049/pel2.12119
4. Wang, L., Wu, Q. and Tang, W., "Novel cascaded switched-diode multilevel inverter for renewable energy integration", IEEE Transactions on Energy Conversion, Vol. 32, No. 4, (2017), 1574-1582. doi: 10.1109/TEC.2017.2710352.
5. Salehi, S.J., Shmasi-Nejad, M. and Najafi, H.R., "A new multilevel inverter based on harvest of unused energies for photovoltaic applications", International Journal of

Engineering, Transaction C: Aspects, Vol. 35, No. 12, (2022), 2377-2385. doi: 10.5829/IJE.2022.35.12C.14.
6. Kopacz, R., Harasimczuk, M., Trochimiuk, P., Wrona, G. and Rąbkowski, J., "Medium voltage flying capacitor dc-dc converter with high-frequency tcm-q21 control", IEEE Transactions on Power Electronics, Vol. 37, No. 4, (2021), 4233-4248. doi: 10.1109/TPEL.2021.3122329.
7. Abdelhamid, E., Corradini, L., Mattavelli, P., Bonanno, G. and Agostinelli, M., "Sensorless stabilization technique for peak current mode controlled three-level flying-capacitor converters", IEEE Transactions on Power Electronics, Vol. 35, No. 3, (2019), 3208-3220. doi: 10.1109/TPEL.2019.2930011.
8. Nandhini, G.M. and Ganimozhi, T., "New hybrid cascaded multilevel inverter", International Journal of Engineering Transactions B: Applications, Vol. 26, No. 1, (2013). doi: 10.5829/idosi.ije.2013.26.11b.13.
9. Rahimi Mirazizi, H. and Agha Shafiyi, M., "Evaluating technical requirements to achieve maximum power point in photovoltaic powered z-source inverter", International Journal of Engineering Transactions C: Aspects, Vol. 31, No. 6, (2018), 921-931. doi: 10.5829/IJE.2018.31.06C.09.
10. Alemi-Rostami, M. and Rezazadeh, G., "Selective harmonic elimination of a multilevel voltage source inverter using whale optimization algorithm", International Journal of Engineering, Transactions B: Applications, Vol. 34, No. 8, (2021), 18981904. doi: 10.5829/IJE.2021.34.08B.11.
11. Tousi, B. and Ghanbari, T., "Transformer-based single-source multilevel inverter with reduction in number of transformers", International Journal of Engineering, Transactions B: Applications, Vol. 29, No. 5, (2016), 621-629. https://doi.org/10.1049/iet-pel.2018.5420
12. Lopez-Santos, O., Jacanamejoy-Jamioy, C.A., SalazarD’Antonio, D.F., Corredor-Ramírez, J.R., Garcia, G. and Martinez-Salamero, L., "A single-phase transformer-based cascaded asymmetric multilevel inverter with balanced power distribution", IEEE Access, Vol. 7, (2019), 98182-98196. https://doi.org/10.22214/ijraset.2021.38989
13. Arthy, G. and Marimuthu, C., "A novel center-tapped transformer based multilevel inverter with common dc source", Journal of Vibroengineering, Vol. 20, No. 8, (2018), 3040-3053. https://doi.org/10.21595/jve.2018.20029
14. Salem, A., Van Khang, H., Jiya, I.N. and Robbersmyr, K.G., "Hybrid three-phase transformer-based multilevel inverter with reduced component count", IEEE Access, Vol. 10, (2022), 47754-47763. doi: 10.1109/ACCESS.2022.3171849.
15. Taghvaie, A., Adabi, J. and Rezanejad, M., "A self-balanced stepup multilevel inverter based on switched-capacitor structure", IEEE Transactions on Power Electronics, Vol. 33, No. 1, (2017), 199-209. doi: 10.1109/TPEL.2017.2669377.
16. Lakshmipriya, N. and Anathamoorthy, N., "Using fpga real time model for novel 33-level switched-capacitor multilevel inverter for pmsm drive", Microprocessors and Microsystems, Vol. 76, No., (2020), 103078. doi: 10.3390/mi13020179.
17. Hussan, M.R., Sarwar, A., Siddique, M.D., Mekhilef, S., Ahmad, S., Sharaf, M., Zaindin, M. and Firdausi, M., "A novel switchedcapacitor multilevel inverter topology for energy storage and smart grid applications", Electronics, Vol. 9, No. 10, (2020), 1703. https://doi.org/10.3390/electronics9101703
18. Taheri, A., Rasulkhani, A. and Ren, H.P., "A multilevel inverter using switched capacitors with reduced components", IET Power Electronics, Vol. 13, No. 17, (2020), 3954-3962. https://doi.org/10.1049/iet-pel.2020.0473
19. Zamiri, E., Vosoughi, N., Hosseini, S.H., Barzegarkhoo, R. and Sabahi, M., "A new cascaded switched-capacitor multilevel inverter based on improved series-parallel conversion with less number of components", IEEE Transactions on Industrial

Electronics, Vol. 63, No. 6, (2016), 3582-3594. doi: 10.1109/TIE.2016.2529563.
20. Hinago, Y. and Koizumi, H., "A switched-capacitor inverter using series/parallel conversion with inductive load", IEEE Transactions on Industrial Electronics, Vol. 59, No. 2, (2011), 878-887. doi: 10.1109/TIE.2011.2158768.
21. Mak, O.-C. and Ioinovici, A., "Switched-capacitor inverter with high power density and enhanced regulation capability", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 45, No. 4, (1998), 336-347. doi: 10.1109/81.669056
22. Ye, Y., Cheng, K.W.E., Liu, J. and Ding, K., "A step-up switchedcapacitor multilevel inverter with self-voltage balancing", IEEE Transactions on Industrial Electronics, Vol. 61, No. 12, (2014), 6672-6680. doi: 10.1109/TIE.2014.2314052.
23. Barzegarkhoo, R., Kojabadi, H.M., Zamiry, E., Vosoughi, N. and Chang, L., "Generalized structure for a single phase switchedcapacitor multilevel inverter using a new multiple dc link producer with reduced number of switches", IEEE Transactions on Power Electronics, Vol. 31, No. 8, (2015), 5604-5617. doi: 10.1109/TPEL.2015.2492555.
24. Khenar, M., Taghvaie, A., Adabi, J. and Rezanejad, M., "Multilevel inverter with combined t-type and cross-connected modules", IET Power Electronics, Vol. 11, No. 8, (2018), 14071415. https://doi.org/10.1049/iet-pel. 2017.0378
25. Tashiwa, I.E., Dung, G.D. and Adole, B.S., "Review of multilevel inverters and their control techniques", European Journal of Engineering and Technology Research, Vol. 5, No. 6, (2020), 659-664. https://doi.org/10.24018/ejeng.2020.5.6.1707
26. Yu, H., Chen, B., Yao, W. and Lu, Z., "Hybrid seven-level converter based on t-type converter and $h$-bridge cascaded under
spwm and svm", IEEE Transactions on Power Electronics, Vol. 33, No. 1, (2017), 689-702. doi: 10.1109/TPEL.2017.2664068.
27. Yang, K., Lan, X., Zhang, Q. and Tang, X., "Unified selective harmonic elimination for cascaded h-bridge asymmetric multilevel inverter", IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 6, No. 4, (2018), 2138-2146. doi: 10.1109/JESTPE.2018.2808539.
28. Yadav, S.K., Mishra, N. and Singh, B., "Three-phase single pv array fed scott-ternary multilevel converter with nearest level control", in 2020 IEEE 7th Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON), IEEE. (2020), 1-5.
29. Thakre, M.P., Jadhav, T.K., Patil, S.S. and Butale, V.R., "Modular multilevel converter with simplified nearest level control (NLC) strategy for voltage balancing perspective", in 2021 Innovations in Energy Management and Renewable Resources (52042), IEEE. (2021), 1-8.
30. Siddique, M.D., Mekhilef, S., Shah, N.M., Sarwar, A., Iqbal, A., Tayyab, M. and Ansari, M.K., "Low switching frequency based asymmetrical multilevel inverter topology with reduced switch count", IEEE Access, Vol. 7, (2019), 86374-86383. doi: 10.1109/ACCESS.2019.2925277.
31. Hasari, S.A.S., Salemnia, A. and Hamzeh, M., "Applicable method for average switching loss calculation in power electronic converters", Journal of Power Electronics, Vol. 17, No. 4, (2017), 1097-1108. https://doi.org/10.6113/JPE.2017.17.4.1097
32. Lin, W., Zeng, J., Liu, J., Yan, Z. and Hu, R., "Generalized symmetrical step-up multilevel inverter using crisscross capacitor units", IEEE Transactions on Industrial Electronics, Vol. 67, No. 9, (2019), 7439-7450. doi: 10.1109/TIE.2019.2942554.

## COPYRIGHTS

©2023 The author(s). This is an open access article distributed under the terms of the Creative Commons Attribution (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, as long as the original authors and source are cited. No permission is required from the authors or the publishers.




[^0]:    *Corresponding Author Institutional Email: mshamsi@birjand.ac.ir (M. A. Shamsi-Nejad)

