A New Multi-Valued Logic Buffer and Inverter Using MOSFET Based Differential Amplifier

Document Type : Original Article


1 School of Computer Engineering, Iran University of Science and Technology, Tehran, Iran

2 School of Computer Engineering, Iran University of Science and Technology, Tehran, Iran Tehran, Iran


The aim of the reported work is to help design of decenary Multi-Valued Logic (MVL) circuits. This paper reports a work, in which, analog voltage-based circuitry is used to design MVL circuits. In this paper, some analog circuits are reported as elements that can be used in Multi-Valued Logic (MVL) circuitry. This article reported a MOSFET-Based Differential Amplifier (MBDA) as a key element in designing decenary MVL arithmetic unit. Operating voltage range and linearity of the gain are two important characteristics of this element. The operating voltage range for the MBDA is 0V to 5.5V as a output voltage.The achieved linear gain is within the range of 0.1V to 5.3V. Analog inverter and correction buffer circuits are reported based on MBDA. Analog inverter will be used in computational and logical decenary MVL circuits. The correction buffer is designed as an element to eliminate noises and signal drift at the output of the MVL gates and during data transfer.


Main Subjects

  1. Kim, C.-H., Hayakawa, R. and Wakayama, Y., "Fundamentals of organic antiā€ambipolar ternary inverters", Advanced Electronic Materials, Vol. 6, (2020). DOI: 10.1002/aelm.201901200.
  2. Jeon, J., Kim, M.J., Shin, G., Lee, M., Kim, Y.J., Kim, B., Lee, Y., Cho, J.H. and Lee, S., "Functionalized organic material platform for realization of ternary logic circuit", ACS Applied Materials & Interfaces, Vol. 12, No. 5, (2020), 6119-6126. DOI: 10.1021/acsami.9b18772.
  3. Davari Shalamzari, Z., Zarandi, A. and Reshadinezhad, M., "Newly multiplexer-based quaternary half-adder and multiplier using cntfets", AEU - International Journal of Electronics and Communications, Vol. 117, (2020), 153128. DOI: 10.1016/j.aeue.2020.153128.
  4. Hosseini, S.A. and Etezadi, S., "A novel very low-complexity multi-valued logic comparator in nanoelectronics", Circuits, Systems, and Signal Processing, Vol. 39, No. 1, (2019), 223-244. DOI: 10.1007/s00034-019-01158-2.
  5. Jaber, R.A., El-Hajj, A.M., Kassem, A., Nimri, L.A. and Haidar, A.M., "Cnfet-based designs of ternary half-adder using a novel “decoder-less” ternary multiplexer based on unary operators", Microelectronics Journal, Vol. 96, (2020), 104698. DOI: 10.1016/j.mejo.2019.104698.
  6. Hosseini, S.A. and Roosta, E., "A novel technique to produce logic ‘1’ in multi-threshold ternary circuits design", Circuits, Systems, and Signal Processing, (2020). DOI: 10.1007/s00034-020-01535-2.
  7. Chowdhury, A.K., Raj, N. and Singh, A.K., "Design of low power max operator for multi-valued logic system", Procedia Computer Science, Vol. 70, (2015), 428-433. DOI: 10.1016/j.procs.2015.10.067.
  8. Saha, A. and Pal, D., "Dpl-based novel time equalized cmos ternary-to-binary converter", International Journal of Electronics, Vol. 107, No. 3, (2020), 12. DOI: 10.1080/00207217.2019.1661026.
  9. Durrani, Z.A.K., "Single-electron devices and circuits in silicon, Published by Imperial College press and distributed by world scientific publishing co., (2009), 300, DOI: 10.1142/p650.
  10. Mahapatra, S. and Ionescu, A.M., "Hybrid cmos single-electron-transistor device and circuit design, Artech House, (2006).
  11. Chaudhry, A., "Fundamentals of nanoscaled field effect transistors, Springer New York, (2013), DOI: 10.1007/978-1-4614-6822-6.
  12. Gope, J., Bhadra, S., Chanda, S., Sarkar, M., Pal, S. and Rai, A., "Modelling of single electron ternary flip-flop using simon", in IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON). (2016), 1-9 DOI: 10.1109/UEMCON.2016.7777931.
  13. Sandhie, Z.T., Ahmed, F.U. and Chowdhury, M., "Gnrfet based ternary logic – prospects and potential implementation", in IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS). (2020), 1-4 DOI: 10.1109/LASCAS45839.2020.9069028.
  14. Karmakar, S., "Design of ternary logic inverter using quantum dot gate nonvolatile memory (qdnvm)", in IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS). (2020), 558-561 DOI: 10.1109/MWSCAS48704.2020.9184652.
  15. Bhattacharjee, D., Kim, W., Chattopadhyay, A., Waser, R. and Rana, V., "Multi-valued and fuzzy logic realization using taox memristive devices", Scientific Reports, Vol. 8, No. 1, (2018), 8. DOI: 10.1038/s41598-017-18329-3.
  16. Sharma, T. and Kumre, L., "Energy-efficient ternary arithmetic logic unit design in cntfet technology", Circuits, Systems, and Signal Processing, Vol. 39, No. 7, (2020), 3265-3288. DOI: 10.1007/s00034-019-01318-4.
  17. Dvornikov, O.V., Prokopenko, N.N., Bugakova, A.V., Tchekhovski, V.A. and Maliy, I.V., "Cryogenic operational amplifier on complementary jfets", in 2018 IEEE East-West Design & Test Symposium (EWDTS). (2018), 1-5 DOI: 10.1109/EWDTS.2018.8524640.
  18. Kuzmicz, W., "A simple ultra-low power opamp in 22 nm fdsoi", in 2019 MIXDES - 26th International Conference "Mixed Design of Integrated Circuits and Systems". (2019), 167-170 DOI: 10.23919/MIXDES.2019.8787017.
  19. Alam, A.Z., Arfah, N., Khan, S. and Islam, M., "Design of capacitance to voltage converter for capacitive sensor transducer", American Journal of Applied Sciences, Vol. 7, (2010), 1353-1357. DOI: 10.3844/ajassp.2010.1353.1357.
  20. Raut, K.J., Kshirsagar, R.V. and Bhagali, A.C., "A 180 nm low power cmos operational amplifier", in 2014 Innovative Applications of Computational Intelligence on Power, Energy and Controls with their impact on Humanity (CIPECH). (2014), 341-344 DOI: 10.1109/CIPECH.2014.7019049.
  21. Dash, A., Mandal, S.K., Patro, B.S. and Anand, A., "A low offset fast settling rail-to-rail stable operational amplifier in 180 nm technology", in 2013 IEEE Conference on Information & Communication Technologies. (2013), 793-797 DOI: 10.1109/CICT.2013.6558202.
  22. Newcomb, R.W. Tsmc180nmcmos.Lib. 2010  [cited 2019 Nov.]; Available from: https://user.eng.umd.edu/~newcomb/courses/spring2010/303/tsmc180nmcmos.lib.
  23. Hsu, F.-Z., Wu, J.-Y. and Lin, S.-D., "Low-noise single-photon avalanche diodes in 0.25 μm high-voltage cmos technology", Optics Letters, Vol. 38, No. 1, (2013), 2. DOI: 10.1364/OL.38.000055.
  24. Marwick, M.A. and Andreou, A.G., "Fabrication and testing of single photon avalanche detectors in the tsmc 0.18μm cmos technology", in 41st Annual Conference on Information Sciences and Systems. (2007), 741-744 DOI: 10.1109/CISS.2007.4298405.
  25. Rhim, J., Zeng, X., Huang, Z., Chalamalasetti, S.R., Fiorentino, M., Beausoleil, R. and Lee, M.-J., "Monolithically-integrated single-photon avalanche diode in a zero-change standard cmos process for low-cost and low-voltage lidar application", Instruments, Vol. 3, No. 2, (2019). DOI: 10.3390/instruments3020033.
  26. Padma, S., Das, S., Sen, S. and Parikh, C.D., "High performance operational amplifier with 90db gain in scl 180nm technology", in 24th International Symposium on VLSI Design and Test (VDAT). (2020), 1-5 DOI: 10.1109/VDAT50263.2020.9190288.
  27. Jose, B., Jose, L., Kiruba, R.S., Ekka, P.M. and Priya, S.S.S., "Two stage class ab op-amp for video applications", in 3rd International Conference on Trends in Electronics and Informatics (ICOEI). (2019), 224-229 DOI: 10.1109/ICOEI.2019.8862513.
  28. Gupta, A. and Singh, S., "Design of two stage cmos op-amp with high slew rate and high gain in 180nm", in International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC). (2018), 341-345 DOI: 10.1109/I-SMAC.2018.8653750.