Modified Second Order Generalized Integrator-frequency Locked Loop Grid Synchronization for Single Phase Grid tied System Tuning and Experimentation Assessment

Document Type : Original Article

Authors

1 Electronics and Communication Department, Government Engineering Collage,Modasa,Gujarat, India

2 Electrical and Electronics Department, The Maharaja Sayajirao University of Baroda,Vadodara,Gujarat,India

Abstract

The phase-locked loop (PLL) is applied in grid-tied systems to synchronise converter operation with grid voltage, affecting converter stability and performance. Synchronous reference frame PLL (SRF-PLL) is a popular grid synchronisation method due to its simplicity and reliability. Normal SRF-PLL cannot suppress DC offset, causing basic frequency and phase oscillations.When a grid is irregular, its bandwidth should be reduced to ensure acceptable disturbance rejection without sacrificing detection speed. To enhance the phase-angle estimation speed and accuracy, the researchers modified structure by  adding the pre/in-loop filter in advanced PLLs.The capacity to deliver improved dynamic response and reduced settling time without compromising system stability or the ability to eliminate disturbances is a major issue for PLLs. Among different control methods, SOGI-FLL (second-order generalised integrator-based frequency locked loop) had the best performance. It tracks grid voltage frequency precisely even when there is harmonics,voltage variations, frequency fluctuations, etc. In the event of a dc offset, the calculated frequency incorporates low frequency oscillations. A modified second-order generalised integrator frequency-locked loop (MSOGI-FLL)  is presented in this work to address grid voltage anomalies of all types, including dc offset. Using the Waijung Block-set of MATLAB/Simulink, a Modified SOGI-FLL is realized and evaluated by applying abnormal grid voltage situations using a low-cost DSP-based STM32F407VGT microcontroller. The results demonstrate MSOGI-better FLL's performance in harsh circumstances.

Keywords

Main Subjects

References

  1. Chishti, F., Murshid, S. and Singh, B.J.I.T.o.I.A., "Development of wind and solar based ac microgrid with power quality improvement for local nonlinear load using mlms" IEEE Transactions on Industrial Electronics, Vol. 55, No. 6, (2019), 7134-7145. doi: 10.1109/TIA.2019.2923575
  2. Kouro, S., Leon, J.I., Vinnikov, D. and Franquelo, L.G.J.I.I.E.M., "Grid-connected photovoltaic systems: An overview of recent research and emerging pv converter technology", IEEE Industrial Electronics Magazine, Vol. 9, No. 1, (2015), 47-61. doi: 10.1109/MIE.2014.2376976
  3. Golestan, S., Guerrero, J.M. and Vasquez, J.C.J.I.T.o.P.E., "Single-phase plls: A review of recent advances" IEEE Transactions on Power Electronics, Vol. 32, No. 12, (2017), 9013-9030. doi: 10.1109/TPEL.2017.2653861
  4. Golestan, S., Guerrero, J.M. and Vasquez, J.C.J.I.T.o.P.E., "Three-phase plls: A review of recent advances",IEEE Transactions on Power Electronics, Vol. 32, No. 3, (2016), 1894-1907. doi: 10.1109/TPEL.2016.2565642
  5. Brahmbhatt, B. and Chandwani, H., "Single phase transformerless photovoltaic inverter with reactive power control", IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES) in 2016 IEEE. (2016), 1-5.
  6. He, X., Geng, H. and Yang, G.J.I.T.o.I.E., "A generalized design framework of notch filter based frequency-locked loop for three-phase grid voltage", MLMS IEEE Transactions on Industrial Electronics Vol. 65, No. 9, (2017), 7048-7072, doi: 10.1109/tie.2017.2784413
  7. Santos Filho, R.M., Seixas, P.F., Cortizo, P.C., Torres, L.A. and Souza, A.F.J.I.T.o.i.e., "Comparison of three single-phase pll algorithms for ups applications", IEEE Transactions on Industrial Electronics Vol. 55, No. 8, (2008), 2923-2932. doi: 10.1109/TIE.2008.924205
  8. Thacker, T., Boroyevich, D., Burgos, R. and Wang, F.J.I.T.o.I.E., "Phase-locked loop noise reduction via phase detector implementation for single-phase systems", IEEE Transactions on Industrial Electronics, Vol. 58, No. 6, (2010), 2482-2490 .doi: 10.1109/TIE.2010.2069070
  9. Golestan, S., Guerrero, J.M. and Gharehpetian, G.B.J.I.T.o.P.E., "Five approaches to deal with problem of dc offset in phase-locked loop algorithms: Design considerations and performance evaluations", IEEE Transactions on Power Electronics, Vol. 31, No. 1, (2015), 648-661.doi: 10.1109/TPEL.2015.2408113
  10. Kulkarni, A. and John, V.J.E.P.S.R., "Design of a fast response time single-phase pll with dc offset rejection capability", Electrical Power System Research, Vol. 145, (2017), 35-43. doi: 10.1016/j.epsr.2016.12.023
  11. Kanjiya, P., Khadkikar, V. and El Moursi, M.S.J.I.T.o.I.E., "Adaptive low-pass filter based dc offset removal technique for three-phase plls", IEEE Transactions on Industrial Electronics, Vol. 65, No. 11, (2018), 9025-9029. doi: 10.1109/tie.2018.2814015
  12. Li, Y., Wang, D., Ning, Y. and Hui, N.J.E.L., "Dc-offset elimination method for grid synchronisation", Electronics Letter Vol. 53, No. 5, (2017), 335-337. doi: 10.1049/el.2016.4570
  13. Wu, F., Li, X.J.I.J.o.E. and Electronics, S.T.i.P., "Multiple dsc filter-based three-phase epll for nonideal grid synchronization", IEEE Journal Emerging Selected Topics Power Electronics, Vol. 5, No. 3, (2017), 1396-1403. doi: 10.1109/JESTPE.2017.2701498
  14. Li, Y., Wang, D., Han, W., Tan, S. and Guo, X.J.I.A., "Performance improvement of quasi-type-1 pll by using a complex notch filter", IEEE Access, Vol. 4, (2016), 6272-6282. doi: 10.1109/ACCESS.2016.2614008
  15. Hui, N., Feng, Y. and Han, X.J.E.R., The International Conference on Power Engineering (ICPE 2020), Guangzhou, China,Energy Reports Science Direct "Dc offset elimination method of phase-locked loop based on novel generalized integrator", Vol. 7, (2021), 30-35. doi: 10.1016/j.egyr.2021.02.030
  16. Hui, N., Feng, Y. and Han, X.J.I.A., "Design of a high performance phase-locked loop with dc offset rejection capability under adverse grid condition", IEEE Access, 2020 Vol. 8, (2020), 6827-6838. doi: 10.1109/ACCESS.2020.2963993
  17. Mirhosseini Moghadam, M., Tavakoli, A. and Alizadeh, B.J.I.J.o.E., "Stability analysis of ac/dc microgrids in island mode", International Journal of Engineering, Transactions A: Basics, Vol. 34, No. 7, (2021), 1750-1765. doi: 10.5829/ije.2021.34.07a.20
  18. Ardeshir, G. and Gholami, M.J.I.J.o.E., "Dual phase detector based delay locked loop for high speed applications", International Journal of Engineering, Transactions A: Basics Vol. 27, No. 4, (2014), 517-522. doi: 10.5829/idosi.ije.2014.27.04a.02
  19. Rahimi Mirazizi, H. and Agha Shafiyi, M.J.I.J.o.E., "Evaluating technical requirements to achieve maximum power point in photovoltaic powered z-source inverter", International Journal of Engineering, Transactions C: Aspects, Vol. 31, No. 6, (2018), 921-931. doi: 10.5829/ije.2018.31.06c.09
International Journal of Engineering
Volume 35, Issue 2
TRANSACTIONS B: Applications
February 2022
Pages 283-290

Files

Cited by

Share

How to cite

Statistics