Design of Area Efficient Single Bit Comparator Circuit using Quantum dot Cellular Automata and its Digital Logic Gates Realization

Document Type : Original Article


Department of Electronics and Communication Engineering, Institute of Engineering &Management, Kolkata, India


Quantum Dot Cellular Automata or QCA is a promising transistor less nano-technology that is growing in popularity and it has the capability to replace the ubiquitous CMOS technology in the VLSI domain. The paper discussed the simple design of single bit comparator circuit using QCA. A single-bit comparator circuit compares its two inputs and indicates which one is larger or are they both equal. This paper has focused on creating an area efficient QCA comparator circuit and a comparative study of area consumption with the previously made designs. The designed comparator circuit is the most area-efficient design as it is made up of minimum possible number of cells. A Comparator is used in equality testers and many other digital communications The circuit proposed in this paper is a three layered circuit which can alternatively be used to realize the basic logic gates. The circuit can also be used as an alternative to the majority and universal gates in QCA.


  1. Naqvi, S.R., Akram, T., Iqbal, S., Haider, S., Kamran, M, Muhammad, N., “A dynamically reconfigurable logic cell: from artificial neural networks to quantum-dot cellular automata”, Applied Nanoscience, Vol, 8, (2018), 89-103, doi: 1007/s13204-018-0653-8
  2. Zoka, S., Gholami, M., “A novel efficient full adder-subtractor in QCA nanotechnology”, International Nano Letters, 9, (2019), 51-54, doi:/10.1007/s40089-018-0256-0
  3. Sen, B., Rajoria, A., Sikdar, B. K., “Design of Efficient Full Adder in Quantum Dot Cellular Automata”, The Scientific World Journal, (2013), doi: 1155/2013/250802
  4. Tambe, A., Bhakre, S., Kassa, S., “Design and Analysis of (2x1) and (4x1) Multiplexer Circuit in Quantum dot Cellular Automata Approach”, International Journal of Innovative Technology and Exploring Engineering, 8, (2019), 277-281
  5. Ahmad, F., “An Optimal Design of QCA Based 2n:1/1:2n Multiplexer/Demultiplexer and Its Efficient Digital Logic Realization”, Microprocessors and Microsystems, 56, (2018), 64-75, doi: 10.1016/j.micpro.2017.10.010
  6. Abbasizadeh, A., Mosleh, M., “Ultra dense 2 to 4 decoder in quantum dot cellular automata technology based on MV32 gate”, ETRI Journal, Vol. 42, (2020), 912-921, doi:10.4218/etrij.2019-0068
  7. D. Ajitha, K. V. Ramanaiah and V. Sumalatha, “A novel design of cascading serial bit-stream magnitude comparator using QCA”, International Conference on Advances in Electronics Computers and Communications, (2014), 1-6, doi:10.1109/ICAECC.2014.7002449
  8. Deng, F., Xie, G., Zhang, Y., Peng, F., Lv, H., “A novel design and analysis of comparator with XNOR gate for QCA”, Microprocessors and Microsystems, Vol. 55, (2017), 131-135, doi: 10.1016/j.micpro.2017.10.009
  9. S. S. Roy, C. Mukherjee, S. Panda, A. K. Mukhopadhyay and B. Maji, “Layered T comparator design using quantum-dot cellular automata”, Devices for Integrated Circuit (DevIC), 90-94, (2017), doi: 10.1109/DEVIC.2017.8073913
  10. S. Umira, R. Qadri, Z. A. Bangi and M. T. Banday, “A Novel Comparator-A Cryptographic Design in Quantum Dot Cellular Automata”, 2018 International Conference on Sustainable Energy, Electronics, and Computing Systems (SEEMS), 1-10, doi: 10.1109/SEEMS.2018.8687363
  11. Jun-wen, L. and Yin-shui, X., “A Novel Design of Quantum-Dots Cellular Automata Comparator Using Five-Input Majority Gate”, 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), (2018), 1-3
  12. Shiri, A., Rezai, A., Mahmoodian, H. “Design of efficient coplanar 1-bit comparator circuit in QCA technology”, Facta Universitatis-Series: Electronics and Energetics, Vol. 32, (2019), 119-128, doi: 10.2298/FUEE1901119S
  13. Gao, M., Wang, J., Fang, S. Nan, J., “A New Nano Design for Implementation of a Digital Comparator Based on Quantum-Dot Cellular Automata”, International Journal of Theoritical Physics, (2020), doi: 10.1007/s10773-020-04499-w
  14. Majeed, A. H., Zainal, M. S., Alkaldy, E., MD Nor, D., “Single-Bit Comparator in Quantum-Dot Cellular Automata (QCA) Technology Using Novel QCA-XNOR Gates”, Journal of Electronic Science and Technology, (2020), doi: 10.1016/j.jnlest.2020.100078
  15. Hayati, M., Rezaei, A., “Design and Optimization of Full Comparator Based on Quantum-Dot Cellular Automata” ETRI Journal, Vol. 34, (2012), 284-287, doi: 10.4218/etrij.12.0211.0258
  16. B. Ghosh, S. Gupta and S. Kumari, “Quantum dot cellular automata magnitude comparators”, IEEE International Conference on Electron Devices and Solid State Circuit, (2012), 1-2, doi: 10.1109/EDSSC.2012.6482766
  17. Sharma, V. K., “Optimal design for digital comparator using QCA nanotechnology with energy estimation.” International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Vol. 34, No. 7, (2020), doi: /10.1002/jnm.2822
  18. V. Satyanarayana, M. Balaji, K. Neelima, “Optimal of 1-bit Comparator design and Energy Estimation using Quantum Dot Cellular Automata”, Internal Journal of Engineering and Applied Physics, Vol. 1, No. 2, (2021), 103-110, Source:
  19. S.Kassa and S. Nema, “Energy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach”, International Journal of Engineering, Transactions B: Applications Vol. 32, No. 5, (2019), 720-725, doi: 10.5829/ije.2019.32.05b.14.
  20. H. Alamdara, G. Ardeshira and M Gholami,“Using Universal Nand-nor-inverter Gate to Design D-latch and D Flip-flop in Quantum-dot Cellular Automata Nanotechnology”, International Journal of Engineering, Transactions A: Basics Vol. 34, No. 7, (2021), 1710-1717, doi: 10.5829/ije.2021.34.07a.15