1. Akbar, M. A. and Lee, J., "Self-repairing adder using fault localization",
Microelectronics Reliability, Vol. 54, No. 6-7, (2014), 1443-1451. DOI:
10.1016/j.microrel.2014.02.033.
2. Mukherjee, A. and Dhar, A. S., "Real-time fault-tolerance with hot-standby topology for conditional sum adder",
Microelectronics Reliability, Vol. 55, No. 3-4, (2015), 704-712. DOI:
10.1016/j.microrel.2014.12.011.
3. Moradian, H., Lee, J.-A. and Hashmi, A., "Self-repairing radix-2 signed-digit adder with multiple error detection, correction, and fault localization",
Microelectronics Reliability, Vol. 63, (2016), 256–266. DOI:
10.1016/j.microrel.2016.06.010.
4. Moradian, H., Lee, J.-A. and Yu, J., "Efficient low-cost fault-localization and self-repairing radix-2 signed-digit adders applying the self-dual concept",
Journal of Signal Processing Systems, Vol. 88, No. 3, (2017), 297-309. DOI:
10.1007/s11265-016-1162-1.
5. Valinataj, M., Mohammadnezhad, A. and Nurmi, J., "A low-cost high-speed self-checking carry select adder with multiple-fault detection",
Microelectronics Journal, Vol. 81, (2018), 16-27. DOI:
10.1016/j.mejo.2018.08.014.
6. Valinataj, M., "Novel parity-preserving reversible logic array multipliers",
The Journal of Supercomputing, Vol. 73, No. 11, (2017), 4843-4867. DOI:
10.1007/s11227-017-2057-z.
7. Eslami-Chalandar, F., Valinataj, M. and Jazayeri, H., "Reversible logic multipliers: novel low-cost parity-preserving designs", International Journal of Engineering, Transactions C: Aspects, Vol. 32, No. 3, (2019), 381-392. DOI: 10.5829/ije.2019.32.03c.05.
8. Akbar, M. A. and Lee, J., "Comments on “Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding”",
IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 61, No. 7, (2014), 2212-2214. DOI:
10.1109/TCSI.2013.2295930.
9. Nam, M., Choi, Y. and Cho, K., "High-speed and energy efficient carry select adder (CSLA) dominated by carry generation logic",
Microelectronics Journal, Vol. 79, (2018), 70-78. DOI:
10.1016/j.mejo.2018.07.001.
10. Mohammadnezhad, A. and Valinataj, M., "Enhancing speed, area and power consumption of carry select adders using a new grouping structure", Iranian Journal of Electrical and Computer Engineering, Vol. 16, No. 4-B, (2019), 310-318.
11. Smith, J. E. and Lam, P. "A theory of totally self-checking system design",
IEEE Trans. on Computers, Vol. 32, No. 9, (1983), 831–844. DOI:
10.1109/TC.1983.1676332.
12. Carter, W. C. and Schneider, P. R., "Design of dynamically checked computers", 4th Congress IFIP, Vol. 2, (1968), 878-883.
13. Ramkumar, B. and Kittur, H. M., "Low-power and area-efficient carry-select adder",
IEEE Transactions on Very Large Scale Integration Systems, Vol. 20, No. 2, (2012), 371-375. DOI:
10.1109/TVLSI.2010.2101621.
14. Manju, S. and Sornagopal, V., “An efficient SQRT architecture of carry select adder design by common Boolean logic”, Int. Conf. Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT), (2013), 1-5. DOI:
10.1109/ICEVENT.2013.6496590.
15. Mohanty, B. K. and Patel, S. K., “Area–delay–power efficient carry-select adder”,
IEEE Trans. on Circuits and Systems-II: Express Briefs, Vol. 61, No. 6, (2014), 418-422. DOI:
10.1109/TCSII.2014.2319695.
16. Vasudevan, D. P., Lala, P. K. and Parkerson, J. P., “Self-checking carry-select adder design based on two-rail encoding”,
IEEE Trans. on Circuits and Systems-I: Regular Papers, Vol. 54, No. 12, (2007), 2696-2705. DOI:
10.1109/TCSI.2007.910537.
17. Mehrabani, Y. S. and Shafiabadi, M. H., “
Symmetrical, low-power, and high-speed 1-bit full adder cells using 32nm carbon nanotube field-effect transistors technology”, International Journal of Engineering, Transactions A: Basics, Vol. 28, No. 10, (2015), 1447-1454. DOI: 10.5829/idosi.ije.2015.28.10a.07.
18. Ghorbani, S., Ghorbani, S. and Kashyzadeh, K. R., “
Taguchi approach and response surface analysis for design of a high-performance single-walled carbon nanotube bundle interconnects in a full adder”,
International Journal of Engineering, Transactions B: Applications, Vol. 33, No. 8, (2020), 1598-1607. DOI: 10.5829/ije.2020.33.08b.18.
19. Belgacem, H., Chiraz, K., and Rached, T., “Pass transistor based self-checking full adder”, International Journal of Computer Theory and Engineering, Vol. 3, No. 5, (2011), 608-616. DOI: 10.7763/IJCTE.2011.V3.379.
20. Fathi, A, Mashoufi, B., and Azizian, S., “Very fast, high-performance 5-2 and 7-2 compressors in CMOS process for rapid parallel accumulations”,
IEEE Transactions on Very Large Scale Integration Systems, Vol. 28, No. 6, (2020), 1403-1412. DOI:
10.1109/TVLSI.2020.2983458.
21. Lo, J. C., “Novel area-time efficient static cmos totally self-checking comparator”,
IEEE Journal of Solid-State Circuits, Vol. 28, No. 2, (1993), 165-168. DOI:
10.1109/4.192049.
22. Kim, Y. and Kim, L.-S., "64-bit carry-select adder with reduced area",
Electronics Letters, Vol. 37, No. 10, (2001), 614-615. DOI:
10.1049/el:20010430.