1. Wang, S., "A bist tpg for low power dissipation and high fault coverage", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 15, No. 7, (2007), 777-789.
2. Wilson, L., "International technology roadmap for semiconductors (ITRS)", Semiconductor Industry Association, (2005).
3. Bushnell, M. and Agrawal, V., "Essentials of electronic testing for
digital, memory and mixed-signal vlsi circuits, Springer Science & Business Media, Vol. 17, (2000).
4. Shi, C. and Kapur, R., "How power-aware test improves reliability and yield", IEEDesign. com, September, Vol. 15, No., (2004).
5. Lin, Y.-S. and Sylvester, D., "Runtime leakage power estimation technique for combinational circuits", in Proceedings of the 2007 Asia and South Pacific Design Automation Conference, IEEE Computer Society., (2007), 660-665.
6. Kumar, S.K., Kaundinya, S., Kundu, S. and Chattopadhyay, S., "Particle swarm optimization based vector reordering for low power testing", in Computing Communication and Networking Technologies (ICCCNT), 2010 International Conference on, IEEE., (2010), 1-5.
7. Badereddine, N., Girard, P., Pravossoudovitch, S., Landrault, C., Virazel, A. and Wunderlich, H.-J., "Minimizing peak power consumption during scan testing: Test pattern modification with x filling heuristics", in Design and Test of Integrated Systems in Nanoscale Technology. DTIS 2006. International Conference on, IEEE., (2006), 359-364.
8. Kumar, S.K., Kaundinya, S., Kundu, S. and Chattopadhyay, S., "Customizing pattern set for test power reduction via improved x-identification and reordering", in Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, ACM., (2010), 177-182.
9. Chattopadhyay, S. and Choudhary, N., "Genetic algorithm based approach for low power combinational circuit testing", in VLSI Design, 2003. Proceedings. 16th International Conference on, DOI: 10.1109/ICVD.2003.1183192
, IEEE., (2003), 552-557.
10. Seomun, J., Shin, I. and Shin, Y., "Synthesis of active-mode power-gating circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 31, No. 3, (2012), 391-403.
11. Choudhury, P. and Pradhan, S.N., "An approach for low power design of power gated finite state machines considering partitioning and state encoding together", Journal of Low Power Electronics, Vol. 8, No. 4, (2012), 452-463.