Improving Linearity of CMOS Variable-gain Amplifier Using Third-order Intermodulation Cancellation Mechanism and Intermodulation Distortion Sinking Techniques

M. Asemani*, G. Ardeshir, D. Razmjooei

*Department of Electrical and Computer Engineering, Babol University of Technology, Babol, Iran
+Department of Communications and Electronics, School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran

ABSTRACT

This paper presents an improved linearity variable-gain amplifier (VGA) in 0.18-µm CMOS technology. The linearity improvement is achieved by employing a new combinational technique, which utilizes third-order-intermodulation (IM3) cancellation mechanism using second-order-intermodulation (IM2) injection, and intermodulation distortion (IMD) sinking techniques. The proposed VGA gain cell consists of a variable-gain attenuator followed by a differential cascode amplifier as a fixed-gain stage. The continuous gain control mechanism ensures that the gain of the proposed circuit, which utilizes third-order input intercept point (IIP3) cancellation mechanism using second-order input intercept point (IIP2) of the whole VGA has been improved about +18 dB at the gain of 15.4 dB. The VGA has a voltage gain varying from -7.5 to 19.5 dB and a bandwidth of 830 MHz to 845 MHz. Moreover, the circuit dissipates 4.65 mW to 9.35 mW from a 1.8 V single supply over the entire gain range.


1. INTRODUCTION

Variable-gain amplifier (VGA) is an essential sub-system in receivers which maximizes the whole dynamic range and is used in many applications such as disk drives [1] and wireless communication links [2]. In a modern communication receiver, a VGA usually precedes an analog-to-digital converter (ADC) to adapt the loss variation of the transmission channel and in turn ease the dynamic range requirement of the ADC [2].

A VGA must keep two main characteristics simultaneously: a controllable gain and a good linearity. However, many of recently reported VGAs have poor linearity. In a high-speed programmable gain amplifier (PGA) designed using variable MOS transconductors in disk drive applications, the linearity is limited by non-linear characteristics of the transconductors [1, 3]. One of the main challenges of a gm-ratioed VGA which its gain is controlled by the gm ratio of the input to load stages, comes from the load stage distortion which significantly affects output linearity over the entire gain range [4, 5]. The linearization in resistive source degeneration technique improves the system linearity, however, increases noise and power dissipation [6]. Also, VGAs with poor linearity can be seen in other works [7-9].

Using cascode amplifier topology in VGAs, due to its advantageous properties over the common-source amplifier, results better high-frequency operation and wider dynamic range [10-13]. Elwan et al. [14] have used a cascode structure in a VGA and reported its superiorities over common-source amplifier but the linearity is still unpleasant.

Recently, Yeh et al. [15] has proposed an improved linearity cascode VGA. In this paper, we are going to propose a VGA based on the cascode topology with a...
larger voltage-gain and a much better linearity. The proposed VGA consists of a variable-gain attenuator followed by a fixed gain cascode amplifier. The gain variation mechanism is realized via controlling the gate bias voltage of the nMOS transistor in the first stage. In order to improve the VGA’s linearity, we have combined two techniques simultaneously: one is injecting an IM2 signal to the common-source node [16] of the cascode amplifier and second is sinking the same amplifier’s output current [17]. By tuning some parameters, our novel technique has significantly lowered the IM3 component of the output current which leads to increasing the IIP3 of the whole VGA. Furthermore, to examine the performance of the circuit, a nonlinear analysis based on Taylor series has been conducted on the cascode amplifier. Simulations verify excellent linearity improvement and larger gain dynamic range. Because of the superior linearity, the proposed VGA best suits the applications requiring high linearity such as direct conversion receiver (DCR). The rest of the paper is organized as follows. Section 2, provides the proposed linearized VGA (L-VGA) design and analysis. Section 3, shows the simulation results and finally, conclusions are presented in Section 4.

2. PROPOSED LINEARIZED VGA DESIGN AND ANALYSIS

This section presents the proposed linearized VGA structure consisted of an attenuator stage followed by a fixed-gain stage, separately. Then, to investigate how the cancellation mechanism works, a nonlinear analysis of the circuit based on Taylor series theory is introduced.

2. 1. Attenuator Stage Circuit Design

Figure 1 depicts the variable gain attenuator structure of the first stage. The attenuator topology is a source follower (M1, M2) with active load nMOS (M3, M4) biased in triode region. Simply, from the small signal low-frequency model of a source follower (neglecting body effect), the voltage gain of the circuit is given by [18]:

\[
\frac{1}{g_{d}} = \frac{\mu_{n}C_{ox}}{W} \frac{V_{cont} - (V_{s} + V_{th})}{1+\frac{V_{cont}}{V_{th}}} (1) \]

Figure 1. Schematic of the attenuator stage as a variable-gain cell.

Equation (1) shows that the voltage gain of the attenuator can be varied by the control voltage \( V_{cont} \).

2. 2. Fixed-gain Stage Circuit Design

Figure 2 shows the fixed-gain differential cascode amplifier of the second stage. M1 and M2 are the input transconductor and M4 and M5 are the common-gate stages. M6 and M7 are pMOS active load current sources and M3 acts as the tail current source. In order to set a proper common-mode output voltage VCM, a DC level sensing pair along with a common-mode feedback (CMFB) circuit is used.

Considering the input-stage differential pair of the cascode amplifier shown in Figure 2, the time-varying drain current \( I_{d} \) can be expressed as a function of the small-signal gate-source voltage \( (v_{g}) \) around its bias point, appropriately chosen on the I-V characteristics of device M1, using Taylor series expansion as:

\[
i_{d} = g_{s}\left(v_{g} - v_{s}\right) + g_{m}\left(v_{g} - v_{s}\right)^{2} + g_{1}\left(v_{g} - v_{s}\right)^{3} + ... (2) \]

where \( g_{s} \), \( g_{m} \) and \( g_{1} \) are the jth-order, \( j = 1, 2, 3 \), transconductance coefficients of input device respectively, given by [16]:

The third-order term in Equation (2) is the main contribution of IM3 components in the transconductor stage. However, the multiplying term \(-2g_{m}v_{g}v_{s}\) in \( g_{m}^{'}(v_{g} - v_{s}) \) also contributes to IM3 because \( v_{s} \) contains intrinsic IM2 components [16]. Therefore, the linearization of the cascode amplifier is a significant consideration.

2. 3. Distortion Analysis of the VGA Topology With the Proposed Linearization Technique

The complete linearized VGA structure is shown in Figure 3. The IM2 generator composed of M12 and M13, generates the IM2 current \( i_{im2} \) which is then converted to the IM2 voltage \( v_{IM2} \) through resistor \( R_{I} \). Here, M3 converts \( v_{IM2} \) to the current \( i_{IM2} \) and inject it to the \( v_{s} \) node.

Figure 2. Schematic of the cascode amplifier of the second stage.
An AC coupling network, formed by C and R_b, is inserted between the bias transistor and the squaring circuit to facilitate the DC bias of M3. The IM2, IM3 and IM4 come together which results in lower output IM3 components [16].

For further suppression of the output IM3 component in current i_o, we have used an additional diode-connected nMOS transistor Ma (as i_o injected into the v1 node in Figure 3), as an IMD sinker [17].

Here, the source follower of the first stage is considered to be linear because of its low intermodulation distortion [19]. Thus, our analysis is focused on the cascode amplifier of Figure 3.

At the beginning, we define $i_{IM2}$ as $2 \times v_{out}^2$ and $v_x = G_{1}v_{in}$. The relation between differential output current $i_o$ and input voltage $v_{in}$ in Figure 3, is a nonlinear differential equation which can be described as a Taylor series expansion as below:

$$
i_o = C_1 v_{in}^2 + C_2 v_{in}^3 + C_3 v_{in}^5 + ...$$

(4)

Differential circuits exhibit an odd-symmetric input/output characteristic [9]. It indicates that a differential circuit driven by a differential signal produces no even-order harmonics as expressed in Equation (4). In the equation above, $C_1$ is the first-order term of the output current that refers to the small signal gain. $C_3$ and $C_5$ are the third and fifth-order nonlinearity coefficients, respectively. For analyzing IM3 and IIP3, our analysis is focused on $C_3$. Thus, the above polynomial is limited to the third-order term. By solving KCL equations (neglecting second order effects), the expression for $i_{d1}$ is obtained as below [16]:

$$
i_{d1} = (g_{m}v_{in} + (g_{m}^2 G_1 + X G_1^2) + \left( g_1 + 2 g_1^2 G_1 + 2 X G_2 G_1 \right) v_{in}^3)$$

(5)

In Equation (5), $A_1$ is the small signal gain of the transconductor stage and $A_2$, $A_3$ are the nonlinear components in $i_{d1}$. The first terms in $A_2$ and $A_3$ are the intrinsic nonlinearities and the second ones are introduced by the new linearization technique.

To find $i_v$, we first approximate $v_o$ with respect to $v_i$ with Taylor series expansion as follows [20]:

$$
v_o = g_{m1} v_i + g_{m2} v_i^2 + g_{m3} v_i^3$$

(6)

Therefore, $i_v$ is obtained through $v_o / R_a$:

$$
i_v = \frac{v_o}{R_a} = \frac{g_{m1} v_i + g_{m2} v_i^2 + g_{m3} v_i^3}{R_a}$$

(7)

To have $i_v$ as a function of $v_{in}$, we write $v_i = Z_t v_{in}$ in which, $Z_t$ is the equivalent resistance of parallel paths diode-connection and common-gate. So, $v_i$ would be given as:

$$
v_i = \left( Z_t A_1 \frac{g_{m1}}{R_a} \right) v_{in}^1 + \left( Z_t A_1^2 \frac{g_{m2}}{R_a} - Z_t A_1 \frac{g_{m3}}{R_a} A_2 \right) v_{in}^3$$

(8)

As known, the sum of $i_v$ and $i_{IM2}$ would be $i_{d1}$ as follows:

$$
i_{d1} = i_{d1} + i_v = (A_1 + \beta_1 v_{in}) + (A_2 + \beta_2 v_{in}^2 + \beta_3 v_{in}^3)$$

(9)

$i_{d2}$ would be the same as $i_{d1}$ if $v_{in}$ is replaced by $-v_{in}$. The injected IM2 current from M3, $i_{IM2}$, is found by [16]:

$$
i_{IM2} = 2X \times v_{in}^2 = -2 g_{m3}^2 R_{in} v_{in}^2$$

(10)

From $i_v = i_{d1} - i_{d2}$ and Equation (4), $C_1$ and $C_3$ can be concluded (on the next page).

From Equations (11.a) and (11.b), the third-order input intercept point for the nonlinear output current can be expressed as below [21]:

$$\text{IIP}_3(\text{dBm}) = 10 \log_{10} \left( \frac{2}{\sqrt{3}} \right) + 10 \text{ dB}$$

(12)

An interesting observation on Equation (12) is that by setting $C_3$ to zero the linearity of the VGA can be maximized. In Equation (11.b), it is observed that the proposed linearization technique has introduced the degrees of freedom which is able to cancel the third-order distortion terms. Therefore, it is apparent from Equation (11.b) that an appropriate choice of resistor and transistor sizes, leads to a lower $C_3$ and results a better IIP3.

In order to predict the IIP3 behavior, the theoretical values for IIP3 as a function of tunable parameters such as resistors $R_1$ and $R_2$, calculated by Equation (12) have been plotted in Figure 4.

Figure 3. Circuit schematic of the proposed linearized VGA
Figure 4 illustrates the IIP\textsubscript{3} behavior of the VGA as a function of control voltage and resistor R\textsubscript{1} for R\textsubscript{a} = 0Ω. For different control voltages, the IIP\textsubscript{3} experiences its maximum values as R\textsubscript{1} increases. So, we choose R\textsubscript{1} = 4 KΩ as an optimal value.

The IIP\textsubscript{3} behavior of the VGA for R\textsubscript{1} = 4 KΩ as a function of control voltage and resistor R\textsubscript{a} is shown in Figure 4(b). As R\textsubscript{a} increases, the IIP\textsubscript{3} also increases at control voltages ranging from 600 to 900 mV, but it decreases at high gain modes (V\textsubscript{cont} > 900mV). Here, we choose R\textsubscript{a} = 200Ω as an optimal value by considering the low gain linearity importance and also drastic drop at high gain mode.

The theoretical values were obtained for a 100μm/0.18 μm aspect ratio for M4 and M5, 60μm/0.18 μm for M1 and M2, and 15μm/0.18 μm for the tail current source M3. The transistor sizing for the squaring circuit (or IM2 generator circuit) is chosen to be 9μm/0.18 μm. Finally, the size of Ma is considered to be 24μm/0.18μm.

3. SIMULATION RESULTS

Simulations using Advanced Design System (ADS) simulator was performed to validate the results of the Taylor analysis in Figure 4. The fully differential variable-gain amplifier, shown in Figure 3, has been simulated using 0.18μm CMOS TSMC model. The cascode biasing current was set to 1.94 mA, whereas the total current driven from the attenuator stage varied from 49 μA to 2.66 mA. The bias voltage for the squaring circuit, V\textsubscript{bc}, and gate voltage of M1 and M2, V\textsubscript{gate}, was set to 935 mV and 900 mV, respectively. The total current consumed by the squaring circuit is 456 μA. The IIP\textsubscript{3} variation as a function of control voltage considering the optimal values obtained from the theoretical calculations is illustrated in Figure 5.

The results were plotted before and after applying the linearization technique. As shown in Figure 5, before the linearization technique, the IIP\textsubscript{3} reaches its maximum value at the gain of 2.9 dB then decreases as control voltage increases.

In this case, the minimum and maximum values obtained for the IIP\textsubscript{3} are -17.2 dBm and 4.4 dBm, respectively. The linearity of the VGA has improved using the proposed linearization technique as the IIP\textsubscript{3} curve shows one more peak at the gain of 14 dB, as shown in Figure 5. The second peak, produced by the linearizer circuit, prevents the IIP\textsubscript{3} to decrease as fast as non-linearized VGA (NL-VGA) does. Therefore, it can be observed from Figure 5 that the new cancellation technique works so good leading to a significant IIP\textsubscript{3} improvement of +18 dB at the gain of 15.4 dB. Thus, the minimum and maximum values obtained for the IIP\textsubscript{3} is -9.3 dBm and 8.5 dBm, respectively. As can be seen from Figure 5, by applying the proposed technique,

\begin{equation}
C_1 = \frac{x_1}{2} \left[ \left( \frac{x_1}{R_1} \right)^2 - 2 \left( \frac{x_1}{R_1} \right) \left( \frac{x_2}{R_2} \right) + \left( \frac{x_2}{R_2} \right)^2 \right] \left( \frac{x_3}{R_3} \right)
\end{equation}

\begin{equation}
C_3 = \frac{x_3}{2} \left[ \left( \frac{x_3}{R_3} \right)^2 - 2 \left( \frac{x_3}{R_3} \right) \left( \frac{x_4}{R_4} \right) + \left( \frac{x_4}{R_4} \right)^2 \right] \left( \frac{x_5}{R_5} \right)
\end{equation}

the results have been plotted before and after applying the linearization technique. As shown in Figure 6, before the linearization technique, the IIP\textsubscript{3} reaches its maximum value at the gain of 2.9 dB then decreases as control voltage increases.

![Figure 4. IIP\textsubscript{3} variations computed with Taylor series vs. V\textsubscript{cont} and R\textsubscript{1}](image)

![Figure 5. IIP\textsubscript{3} variations computed with Taylor series vs. V\textsubscript{cont} and R\textsubscript{a}](image)

![Figure 6. Comparison of calculated and simulated IIP\textsubscript{3} before and after applying the linearization technique versus control voltage](image)
In this case, the minimum and maximum values obtained for the IIP3 are -17.2 dBm and 4.4 dBm, respectively. The linearity of the VGA has improved using the proposed linearization technique as the IIP3 curve shows one more peak at the gain of 15.4 dB, as shown in Figure 5. The second peak, produced by the linearizer circuit, prevents the IIP3 to decrease as fast as non-linearized VGA (NL-VGA) does. Therefore, it is obvious from Figure 5 that the new cancellation technique worked so good leading to a significant IIP3 improvement of +18 dB at the gain of 15.4 dB. Thus, the minimum and maximum values obtained for the IIP3 is -9.3 dBm and 8.5 dBm, respectively. As can be seen from Figure 5, by applying the proposed technique, input linearity of the VGA has improved very well and a good agreement with Figure 4(b) is evident.

Figure 7 shows the frequency response obtained from the simulation with control voltage ranging from 0.45 V to 1.26 V. The upper 3-dB bandwidth is 830 MHz and 845 MHz at high gain and low gain modes, respectively. A high-pass filter with a low cut off frequency would be enough to block the DC offsets from preceding stages and provide a correct bias for the cascode stage. As it can be seen from Figure 6, there is a BW variations of about 15 MHz over the entire gain range.

Figure 8 illustrates the VGA voltage gain over different control voltages obtained from the simulation. By applying the linearization technique, the gain of the VGA does not change at all, therefore the dynamic range remains constant. The VGA achieves a gain range from -7.5 to 19.5 dB.

Figure 9 illustrates the total power dissipation of the VGA for different gain control voltages. The power dissipation of the linearized and non-linearized VGA are shown with solid and dashed lines, respectively. As it can be seen from Figure 8, there is a slight difference between these two curves which is about 0.15 mW.

To compare the VGA’s efficiency before and after linearization, a figure of merit (FoM) based on linearity, bandwidth, voltage gain, noise and power consumption is defined as:

\[
FOM = \frac{IIP3(mW) \times \text{gain} \times \text{BW} (MHz)}{P_{dc} \times (F - 1) \times (MHz)} \quad (13)
\]

where, F is the noise factor of the VGA.

**TABLE 1. Performance summary and comparison**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>IIP3</td>
<td>-25°</td>
<td>-19~3</td>
<td>-4.5~0</td>
<td>-18°</td>
<td>-1.4~2.9°</td>
<td>N/A</td>
<td>N/A</td>
<td>-17.2~4.4</td>
<td>-9.3~8.5 dBm</td>
</tr>
<tr>
<td>BW</td>
<td>-40</td>
<td>56~64°</td>
<td>1000~5000</td>
<td>0~5600</td>
<td>2~1900</td>
<td>76~809</td>
<td>850~865</td>
<td>830~845</td>
<td>MHz</td>
</tr>
<tr>
<td>Gain</td>
<td>-18~47</td>
<td>-18~22</td>
<td>-5~11</td>
<td>-16.5~6.5</td>
<td>-10.6~7.8</td>
<td>-37~28</td>
<td>-7.5~19.5</td>
<td>-7.5~19.5</td>
<td>dB</td>
</tr>
<tr>
<td>NF</td>
<td>N/A</td>
<td>4.8~18</td>
<td>3.2~7.2</td>
<td>16.5~27.1</td>
<td>21.4~27.1</td>
<td>22</td>
<td>13~16</td>
<td>13~16</td>
<td>dB</td>
</tr>
<tr>
<td>Power</td>
<td>2.23</td>
<td>26</td>
<td>10~19</td>
<td>7.9</td>
<td>12.2</td>
<td>3.1~5</td>
<td>4.5~9.2</td>
<td>4.65~9.35</td>
<td>mW</td>
</tr>
<tr>
<td>Supply</td>
<td>1.2</td>
<td>2</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
<td>V</td>
</tr>
<tr>
<td>FOMmax</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>1.1°</td>
</tr>
</tbody>
</table>

* Reported values are for the maximum gain setting.
° Values were calculated at 15.4 dB where the FOM is maximum.
# Estimated from the input P1dB.
** Reported value is in GHz.
Figure 9. Total power dissipation across different control voltages

4. CONCLUSION

This paper developed a variable-gain amplifier with low IM3 components resulted from injecting low frequency IM2 and using the diode-connection transistors for sinking nonlinear components of output current. The proposed VGA was analyzed by Taylor series. Simulation results in 0.18μm TSMC CMOS technology demonstrated a maximum IIP3 improvement of +18 dB at the gain of 15.4 dB. The excess power consumption is about 0.15 mW. The obtained bandwidth varies 15 MHz (830MHz to 845MHz) in the whole gain range. The achieved noise figure (NF) of the linearized VGA is between 13 to 16 dB at the entire gain range.

5. REFERENCES

Improving Linearity of CMOS Variable-gain Amplifier Using Third-order Intermodulation Cancellation Mechanism and Intermodulation Distortion Sinking Techniques

M. Asemani a, G. Ardeshir a, D. Razmjooei b

a Department of Electrical and Computer Engineering, Babol University of Technology, Babol, Iran
b Department of Communications and Electronics, School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran

Paper history:
Received 31 August 2016
Received in revised form 27 January 2017
Accepted 30 January 2017

Keywords:
Variable-gain Amplifier
Distortion Cancellation
Linearity Improvement
Third-order Input Intercept Point

do: 10.5829/idosi.ije.2017.30.2b.05