Dual Phase Detector Based on Delay Locked Loop for High Speed Applications

M. Gholami, G. Ardeshir*

Department of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran

PAPER INFO

Paper history:
Received 11 May 2013
Received in revised form 19 August 2013
Accepted 07 November 2013

Keywords:
DLL
Delay Locked Loop
Jitter
Phase Noise
Synthesizer

ABSTRACT

In this paper a new architecture for delay locked loops is proposed. Static phase offset and reset path delay are the most important problems in phase-frequency detectors (PFD). The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and output of the DLL. Near locking, an XOR gate is used to act as a PFD which makes the DLL locks with less jitter. Also, the reset path time and glitch are decreased by using the XOR gate. The proposed architecture has been designed in TSMC 0.18um CMOS Technology. The simulation results support the theoretical design aspects.

doi: 10.5829/idosi.ije.2014.27.04a.02

1. INTRODUCTION

Nowadays, Delay Locked Loops (DLLs) and Phase Locked Loops (PLLs) are widely used in high-speed systems, frequency synthesizers [1, 2], RAM [3], clock synchroniztion and clock and data recovery circuits [4]. They are unavoidable parts in communication systems. Due to the better jitter performance of DLLs, they are used more than PLLs when minimizing of jitter is important [5, 6]. Conventional DLLs are first order system, hence they are inherently stable. Also, they need a smaller chip area than PLLs [7].

In the design of frequency multiplier and clock and data recovery circuits, jitter is one of the most important parameters. Hence, designing a DLL with lower RMS jitter is of high importance. DLL consists of four main blocks: Charge Pump (CP), Phase Frequency Detector (PFD), Voltage Controlled Delay Line (VCDL) and Loop Filter. Non-ideal blocks and also mismatches in DLL result in jitter at the output of them. One of the main sources of jitter in DLLs is PFD [8]. Recent works try to decrease the phase offset in PFDs [9-11] by reducing the reset path delay [10, 11] or dead zone [9] in PFD to have better jitter performance. Although, these methods reduce jitter but they cause more chip area and complexity in systems.

The simplest and fastest PFD which can be used in DLLs or PLLs is an XOR gate. To have high speed DLLs, we need to use high speed PFDs. An approach to decrease the phase offset is to apply two PFDs in DLL architecture. In this paper a DLL with two PFDs is used to decrease the amount of RMS jitter, glitch and reset time. In the proposed architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and output of the DLL. When the DLL is about to lock, an XOR gate is used to act as a PFD which makes the DLL locks with less jitter. A conventional PFD is used because it can detect the phase differences between \(-2\pi\) to \(2\pi\) while XOR gates can only detect the phase differences between \(0\) to \(2\pi\). The paper is organized as follows. Next section introduces the conventional DLL-based frequency synthesizer and some of its limitations. Section 3 describes the proposed low jitter and high frequency architecture for DLL-based frequency synthesizers. In this section, both system level and circuit level design of proposed DLL-based frequency synthesizer is explained. Simulations and the results are discussed in section 4.
2. STATIC PHASE ERROR DUE TO CONVENTIONAL PFD IN DLLS

Figure 1 shows the architecture of conventional DLL. As can be seen in this figure, a conventional DLL consists of a Phase-Frequency Detector (PFD), a Charge Pump (CP), a Loop Filter (LF) and a Voltage Controlled Delay Line (VCDL). The phase difference between REF and OUT signals is determined by PFD. The produced signal by PFD is sent to CP. To adjust the delay of each delay cell, CP and LF (Integrator) generate appropriate value for control voltage of VCDL ($V_{\text{ctl}}$) based on the phase differences of REF and OUT signals. This process is repeated until the DLL is locked. It should be mentioned that in lock condition, the input and output of VCDL are in phase and the delay which is produced by VCDL is exactly equal to $T_{\text{REF}}$ ($T_{\text{REF}}$ is the period of reference clock). This means that in lock condition REF and OUT have exactly one clock period difference.

One of the most important features of DLLs is that they show lower jitter than PLLs. All the building blocks of DLL can be source of the jitter. PFD is one of the main sources of the jitter in DLLs. Due to reset path delay in conventional PFD shown in Figure 2 a static phase error is generated. Figure 3 shows a common PFD in which NAND-based latches are used [10]. The reset path in this PFD consists of two two-input, one four-input, and one three-input NAND gates. The total delay of the reset path causes static phase error. So, to have better jitter performance, it is necessary to decrease the reset path delay.

Using an XOR gate instead of conventional PFD is one approach to solve these problems. Although, an XOR gate operates as fastest PFD, but it can only detect the phase offset between 0 to $2\pi$. However, in DLLs a PFD is needed for detecting the phase offset between $-2\pi$ and $+2\pi$ (or 0 and $4\pi$). Therefore, the conventional PFD cannot be replaced with an XOR gate for all conditions. Another challenge for decreasing the amount of jitter due to the static phase error of PFD is to pass the role of PFD to the XOR gate when the locking condition occurs in the DLL. That means, when a DLL is about to lock, the conventional PFD is stopped working and the XOR gate operates as a PFD. Since in this case, the phase offset between the reference clock and the output of VCDL (two inputs of PFD) is small (about the reset path delay of conventional PFD) the XOR gate is able to detect this small phase offset.

3. PROPOSED ARCHITECTURE

The proposed architecture for DLL which employs two PFD is shown in Figure 4. As can be seen from this figure, the proposed circuit has four more blocks: lock detector, integrator, comparator and an XOR gate compared with conventional DLL shown in Figure 1. The lock detector shows whether the DLL is not locked or is about to lock. The comparator compares the DC value of $V_{\text{Lock}}$ with $V_{\text{REF}}$. $V_{\text{Select}}$, the output of the comparator, determines whether PFD-CP or XOR should be used in the feedback loop. In other words, if the DLL is near the lock condition, $V_{\text{Select}}$ is logical ZERO and therefore $S_2$ is ON and $S_1$ is OFF and the feedback loop is closed with XOR gate. On the other hand, when the DLL is far from lock condition, $V_{\text{Select}}$ is logical ONE and therefore $S_1$ is ON and $S_2$ is off. So, the feedback loop is closed with PFD and CP path. The lock detector detects the moment of DLLs lock (when REF and OUT are approximately in phase). In this design the lock detector circuit consists of only an XOR gate and an integrator to calculate the average of the signal at the output of XOR gate in each period (average of $V_{\text{Lock}}$).
detected by the XOR gate. According to Figure 6 which shows $V_{\text{Lock}}$ in three different cases, near the lock condition, $V_{\text{REF}}$ should be:

$$V_{\text{REF}} = \frac{2 \Delta \theta (V_H - V_L)}{T} \quad (1)$$

As mentioned before, $\Delta \theta$ is the phase difference of REF and OUT on which the path should be changed from PFD-CP to XOR. $V_H$ and $V_L$ are the maximum and minimum voltage of $V_{\text{Lock}}$ and $T$ is the period of the reference clock. When $V_{\text{int}}>V_{\text{REF}}$, the feedback path is closed with PFD-CP path and when $V_{\text{int}}<V_{\text{REF}}$, the feedback path is closed with an XOR gate to have a DLL with lower jitter.

### 4. SIMULATIONS AND RESULTS

The proposed dual PFD DLL is designed in TSMC 0.18µm CMOS Technology in frequency near to 167MHz ($T_{\text{REF}}=6$ns) by using ADS (Advanced Design System) simulator. All building blocks of DLLs are implemented by CML logic as in [12]. Figure 6 shows the results of simulation of the proposed dual PFD delay locked loop. In this figure, waveforms are shown near the lock condition and before $t=550$ps, the conventional PFD is used and hence the output of XOR gate is not considered. After $t=550$ps, the XOR gate operates as a phase detector to have better jitter performance and lock condition and lower glitch and reset time. In this situation, the output of PFD-CP is not important. It should be mentioned that in $t=550$ps, $V_{\text{Select}}$ is high to switch the path from PFD to XOR gate. Simulations show that since the signal width of the output of the XOR gate is decreased (glitch time) by order of 5 and also the variations in control signal when the XOR gate operates is smaller than that of PFD, therefore the output jitter is decreased. Figure 6 also indicates that the proposed architecture has a lower reset path and glitch time. Table 1 shows a comparison of this work with other related works. The proposed architecture consumes a little more power than conventional DLLs [12] but as shown, it can work in higher frequencies with better jitter performance.

![Figure 4. Proposed dual PFD delay locked loop.](image)

![Figure 5. Related waveforms for lock detector circuit.](image)

**Table 1.** Comparison of this work with other

<table>
<thead>
<tr>
<th>Authors</th>
<th>Technology</th>
<th>Power supply</th>
<th>Power</th>
<th>Cycles for lock</th>
<th>Peak to peak jitter</th>
<th>RMS jitter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shin et al. [13]</td>
<td>0.18 µm</td>
<td>1.8V</td>
<td><a href="mailto:43mW@1.5GHz">43mW@1.5GHz</a></td>
<td>15</td>
<td><a href="mailto:7ps@1.5GHz">7ps@1.5GHz</a></td>
<td>-----</td>
</tr>
<tr>
<td>Cheng et al. [14]</td>
<td>0.25 µm</td>
<td>2.5V</td>
<td>15mW@320MHz</td>
<td>22</td>
<td>15ps@200MHz</td>
<td>4.44ps@200MHz</td>
</tr>
<tr>
<td>Chang et al. [15]</td>
<td>0.18 µm</td>
<td>1.4V-2.5V</td>
<td>23mW@700MHz</td>
<td>32</td>
<td>17.6ps@700MHz</td>
<td>-----</td>
</tr>
<tr>
<td>Yang et al. [16]</td>
<td>0.18 µm</td>
<td>1.8V</td>
<td>12.6mW@550MHz</td>
<td>14-134</td>
<td>12ps@550MHz</td>
<td>1.5ps@550MHz</td>
</tr>
<tr>
<td>Gholami et al. [12]</td>
<td>0.13µm</td>
<td>1.2V</td>
<td>2.62mW@216MHz</td>
<td>40</td>
<td>------</td>
<td>10ps@216MHz</td>
</tr>
<tr>
<td>This Work</td>
<td>0.18µm</td>
<td>1.8V</td>
<td>6.1mW@167MHz</td>
<td>44</td>
<td>17ps@167MHz</td>
<td>8ps@167MHz</td>
</tr>
</tbody>
</table>

*Measured  *Simulated
5. CONCLUSION

In this paper a new architecture for delay locked loops has been proposed in which two different PFDs have been used: a conventional PFD and an XOR gate. The conventional PFD works in the circuit before locking occurs and the XOR gate operates as a PFD when the DLL is about to be locked. The proposed architecture is designed in TSMC 0.18 um CMOS Technology. The simulation results show that this architecture has a lower reset path and glitch time.

6. REFERENCES


Dual Phase Detector Based on Delay Locked Loop for High Speed Applications

M. Gholami, G. Ardeshir

Department of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran

Paper Info

Paper history:
Received 11 May 2013
Received in revised form 19 August 2013
Accepted 07 November 2013

Keywords:
DLL
Delay Locked Loop
Jitter
Phase Noise
Synthesizer

چکیده
در این مقاله یک ساختار جدید برای حل فقره‌های قبلی نارنجاری ارائه شده است. خطا فاز استاتیک و نارنجاری سیستم‌های از مهم‌ترین مشکلات موجود در آشکارسازهای فاز–فکانس می‌باشد. ساختار ارائه شده قادر است جویانهٔ از آشکارساز‌های فاز–فکانس با استفاده از سوپرپرور از آشکارساز کاهش دهد. در این ساختار جدید ابتدا آشکارساز فاز–فکانس متداول برای کم کردن اختلاف فاز بین ورودی و خروجی حلقه قبلی نارنجاری مورد استفاده قرار می‌گیرد. سپس در شرایط تردید قبلی که یک گیت XOR می‌باشد در مورد آشکارساز استفاده می‌گردد که ممکن است به کم شدن جریان در حلقه قبلی نارنجاری باعث نارنجاری یا میکسر در ورودی یا خروجی شده است. در ساختار پیشنهادی با (glitch) استفاده از گیت XOR کاهش می‌یابد. ساختار مورد نظر در تکنولوژی 400 میکرون CMOS با تکنیک ساختاری شده است.

doi: 10.5829/idosi.ije.2014.27.04a.02