Fast Grid Voltage Synchronization Using Modified FLL in Single-Phase Grid-Connected Power Systems

Document Type : Original Article

Authors

Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran

Abstract

One of the critical components for the efficient operation of single-phase grid-connected converters is the synchronization unit. This paper presents a fast and adaptive phase-locked loop (PLL) structure that ameliorates the dynamic response of the estimated frequency and amplitude for grid-connected single-phase power systems. The second-order generalized integrator (SOGI) with a novel frequency-locked loop (FLL) is utilized which contains a DC offset rejection loop. The proposed method not only eliminates the transient response of the estimated frequency which is produced by FLL in grid voltage phase angle jumps, but also improves the PLL dynamic characteristics. The whole system has been simulated in MATLAB Simulink environment where a very small settling time for the estimated frequency of the FLL has been achieved. Therefore, it will improve the whole dynamic parameters of the system. Based on the simulation results, the settling time for the estimated frequency and amplitude are 22 ms and 10 ms, respectively.

Keywords


1.     Golestan, S., Monfared, M., Freijedo, F.D. and Guerrero, J.M., "Design and tuning of a modified power-based pll for single-phase grid-connected power conditioning systems", IEEE Transactions on Power Electronics,  Vol. 27, No. 8, (2012), 3639-3650. doi:  10.1109/TPEL.2012.2183894.
2.     Ming, W., Zhong, Q. and Zhang, X., "A single-phase four-switch rectifier with significantly reduced capacitance", IEEE Transactions on Power Electronics,  Vol. 31, No. 2, (2016), 1618-1632. doi:  10.1109/TPEL.2015.2414425.
3.     Abeywardana, D.B.W., Hredzak, B. and Agelidis, V.G., "An input current feedback method to mitigate the dc-side low-frequency ripple current in a single-phase boost inverter", IEEE Transactions on Power Electronics,  Vol. 31, No. 6, (2016), 4594-4603. doi:  10.1109/TPEL.2015.2473170.
4.     Karimi-Ghartemani, M., Khajehoddin, S.A., Jain, P. and Bakhshai, A., "A systematic approach to dc-bus control design in single-phase grid-connected renewable converters", IEEE Transactions on Power Electronics,  Vol. 28, No. 7, (2013), 3158-3166. doi:  10.1109/TPEL.2012.2222672.
5.     Levron, Y., Canaday, S. and Erickson, R.W., "Bus voltage control with zero distortion and high bandwidth for single-phase solar inverters", IEEE Transactions on Power Electronics,  Vol. 31, No. 1, (2016), 258-269. doi:  10.1109/TPEL.2015.2399431.
6.     Dean, R.N. and Rane, A.K., "A digital frequency-locked loop system for capacitance measurement", IEEE Transactions on Instrumentation and Measurement,  Vol. 62, No. 4, (2013), 777-784. doi:  10.1109/TIM.2013.2240092.
7.     Lee, K., Lee, J., Shin, D., Yoo, D. and Kim, H., "A novel grid synchronization pll method based on adaptive low-pass notch filter for grid-connected pcs", IEEE Transactions on Industrial Electronics,  Vol. 61, No. 1, (2014), 292-301. doi:  10.1109/TIE.2013.2245622.
8.     Reza, M.S., Ciobotaru, M. and Agelidis, V.G., "Tracking of time-varying grid voltage using dft based second order generalized integrator technique", in 2012 IEEE International Conference on Power System Technology (POWERCON). 1-6.
9.     Golestan, S., Guerrero, J.M. and Vasquez, J.C., "Three-phase plls: A review of recent advances", IEEE Transactions on Power Electronics,  Vol. 32, No. 3, (2017), 1894-1907. doi:  10.1109/TPEL.2016.2565642.
10.   Golestan, S. and Guerrero, J.M., "Conventional synchronous reference frame phase-locked loop is an adaptive complex filter", IEEE Transactions on Industrial Electronics,  Vol. 62, No. 3, (2015), 1679-1682. doi:  10.1109/TIE.2014.2341594.
11.   Han, Y., Luo, M., Zhao, X., Guerrero, J.M. and Xu, L., "Comparative performance evaluation of orthogonal-signal-generators-based single-phase pll algorithms—a survey", IEEE Transactions on Power Electronics,  Vol. 31, No. 5, (2016), 3932-3944. doi: 10.1109/TPEL.2015.2466631.
12.   Golestan, S., Guerrero, J.M. and Vasquez, J.C., "Single-phase plls: A review of recent advances", IEEE Transactions on Power Electronics,  Vol. 32, No. 12, (2017), 9013-9030. doi:  10.1109/TPEL.2017.2653861.
13.   Golestan, S., Ramezani, M., Guerrero, J.M., Freijedo, F.D. and Monfared, M., "Moving average filter based phase-locked loops: Performance analysis and design guidelines", IEEE Transactions on Power Electronics,  Vol. 29, No. 6, (2014), 2750-2763. doi:  10.1109/TPEL.2013.2273461.
14.   Elrayyah, A., Sozer, Y. and Elbuluk, M., "Robust phase locked-loop algorithm for single-phase utility-interactive inverters", IET Power Electronics,  Vol. 7, No. 5, (2014), 1064-1072. doi:  10.1049/iet-pel.2013.0351.
15.   Lamo, P., López, F., Pigazo, A. and Azcondo, F.J., "An efficient fpga implementation of a quadrature signal-generation subsystem in srf plls in single-phase pfcs", IEEE Transactions on Power Electronics,  Vol. 32, No. 5, (2017), 3959-3969. doi:  10.1109/TPEL.2016.2582534.
16.   Golestan, S., Guerrero, J.M., Vidal, A., Yepes, A.G., Doval-Gandoy, J. and Freijedo, F.D., "Small-signal modeling, stability analysis and design optimization of single-phase delay-based plls", IEEE Transactions on Power Electronics,  Vol. 31, No. 5, (2016), 3517-3527. doi:  10.1109/TPEL.2015.2462082.
17.   Guan, Q., Zhang, Y., Kang, Y. and Guerrero, J.M., "Single-phase phase-locked loop based on derivative elements", IEEE Transactions on Power Electronics,  Vol. 32, No. 6, (2017), 4411-4420. doi:  10.1109/TPEL.2016.2602229.
18.   Se-Kyo, C., "A phase tracking system for three phase utility interface inverters", IEEE Transactions on Power Electronics,  Vol. 15, No. 3, (2000), 431-438. doi:  10.1109/63.844502.
19.   Stojić, D., Georgijević, N., Rivera, M. and Milić, S., "Novel orthogonal signal generator for single phase pll applications", IET Power Electronics,  Vol. 11, No. 3, (2018), 427-433. doi:  10.1049/iet-pel.2017.0458.
20.   Ciobotaru, M., Teodorescu, R. and Blaabjerg, F., "A new single-phase pll structure based on second order generalized integrator", in 2006 37th IEEE Power Electronics Specialists Conference. 1-6.
21.   Xiao, F., Dong, L., Li, L. and Liao, X., "A frequency-fixed sogi-based pll for single-phase grid-connected converters", IEEE Transactions on Power Electronics,  Vol. 32, No. 3, (2017), 1713-1719. doi:  10.1109/TPEL.2016.2606623.
22.   Rodríguez, P., Luna, A., Candela, I., Mujal, R., Teodorescu, R. and Blaabjerg, F., "Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions", IEEE Transactions on Industrial Electronics,  Vol. 58, No. 1, (2011), 127-138. doi:  10.1109/TIE.2010.2042420.
23.   Andromeda, T., Facta, M. and Setiawan, I., "Comparison of sogi-fll with sogi-pll for single-phase grid-connected inverters", in E3S Web of Conferences, EDP Sciences. Vol. 125, 14005.
24.   Jackson, R., Zulkifli, S.A., Benbouzid, M., Salimin, S., Khan, M.H., Elhassan, G. and Pathan, E., "A comprehensive motivation of multilayer control levels for microgrids: Synchronization, voltage and frequency restoration perspective", Applied Sciences,  Vol. 10, No. 23, (2020), 8355.
25.   Hackl, C.M. and Landerer, M., "Modified second-order generalized integrators with modified frequency locked loop for fast harmonics estimation of distorted single-phase signals", IEEE Transactions on Power Electronics,  Vol. 35, No. 3, (2020), 3298-3309. doi:  10.1109/TPEL.2019.2932790.
26.   Karkevandi, A.E. and Daryani, M.J., "Frequency estimation with antiwindup to improve sogi filter transient response to voltage sags", in 2018 6th International Istanbul Smart Grids and Cities Congress and Fair (ICSG). 188-192.
27.   Rodriguez, P., Luna, A., Ciobotaru, M., Teodorescu, R. and Blaabjerg, F., "Advanced grid synchronization system for power converters under unbalanced and distorted operating conditions", in IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics. 5173-5178.
28.   Kherbachi, A., Bendib, A., Kara, K. and Chouder, A., "Arm based implementation of sogi-fll method for power calculation in single-phase power system", in 2017 5th International Conference on Electrical Engineering - Boumerdes (ICEE-B). 1-6.
29.   Zheng, L., Geng, H. and Yang, G., "Fast and robust phase estimation algorithm for heavily distorted grid conditions", IEEE Transactions on Industrial Electronics,  Vol. 63, No. 11, (2016), 6845-6855. doi:  10.1109/TIE.2016.2585078.
30.   Stringer, N.T., "The effect of dc offset on current-operated relays", IEEE Transactions on Industry Applications,  Vol. 34, No. 1, (1998), 30-34. doi:  10.1109/28.658712.
31.   Xin, Z., Wang, X., Qin, Z., Lu, M., Loh, P.C. and Blaabjerg, F., "An improved second-order generalized integrator based quadrature signal generator", IEEE Transactions on Power Electronics,  Vol. 31, No. 12, (2016), 8068-8073. doi:  10.1109/TPEL.2016.2576644.
32.   Matas, J., Castilla, M., Miret, J., Vicuña, L.G.d. and Guzman, R., "An adaptive prefiltering method to improve the speed/accuracy tradeoff of voltage sequence detection methods under adverse grid conditions", IEEE Transactions on Industrial Electronics,  Vol. 61, No. 5, (2014), 2139-2151. doi:  10.1109/TIE.2013.2274414.
33.   Li, J., Zhao, J., Wu, J. and Xu, P., "Improved dual second-order generalized integrator pll for grid synchronization under non-ideal grid voltages including dc offset", in 2014 IEEE Energy Conversion Congress and Exposition (ECCE). 136-141.
34.   Yu, J., Xu, Y., Cao, Y. and Yu, J., "An improved dual second-order generalized integrator pll under non-ideal grid conditions", in 2016 35th Chinese Control Conference (CCC)., 8644-8648.
35.   Xie, M., Wen, H., Zhu, C. and Yang, Y., "Dc offset rejection improvement in single-phase sogi-pll algorithms: Methods review and experimental evaluation", IEEE Access,  Vol. 5, (2017), 12810-12819. doi:  10.1109/ACCESS.2017.2719721.