An Ultra-low-power Static Random-Access Memory Cell Using Tunneling Field Effect Transistor

Document Type: Original Article

Authors

1 Department of ECE, P.A College of Engineering and Technology, Pollachi, India

2 Department of ECE, Sri Eshwar College of Engineering, Coimbatore, India

3 Department of ECE, Karunya Institute of Technology and Sciences, Coimbatore, India

4 Department of ECE, Karpagam College of Engineering Coimbatore, India

Abstract

In this research article, an Ultra-low-power 1-bit SRAM cell is introduced using Tunneling Field Effect Transistor (TFET). This paper investigates feasible 6T SRAM configurations on improved N-type and P-type TFETs integrated on both InAs (Homojunction) and GaSb-InAs (Heterojunction) platforms. The voltage transfer characteristics and basic parameters of both Homo and Heterojunctions are examined and compared. The proposed TFET based SRAM enhances the stability in the hold, read, and write operations. This work evaluates the potential of TFET which can replace MOSFET due to the improved performance with low-power consumption, high speed, low sub-threshold slope, and supply voltage (VDD = 0.2 V). The results are correlated with CMOS 32nm technology. The proposed SRAM TFET cell is implemented using 30nm technology and simulated using an H-SPICE simulator with the help of Verilog-A models. The proposed SRAM TFET cell architecture achieves low power dissipation and attains high performance as compared to the CMOS and FINFET.

Keywords


  1. Dhanasekar S, Ramesh J, "VLSI Implementation of Variable Bit Rate OFDM Transceiver System with Multi-Radix FFT/IFFT Processor for wireless applications", Journal of Electrical Engineering, Vol. 3, No. 1, (2018), 1-10.
  2. Emanuele Baravelli, Elena Gnani, Antonio Gnudi and Susanna Reggiani, "TFET Inverters with n-/p-devices on the same technology platform for low-voltage/low-power applications", IEEE Transactions on Electron Devices, Vol. 61, No. 2, (2014), 473-478, doi: 10.1109/TED.2013.2294792
  3. Anthony Villalon, Gilles Le Carval, Sebastien Martinie, Cyrille Le Royer, Marie-Anne Jaud and Sorin Cristoloveanu, "Further insights in TFET operation", IEEE Transactions on Electron Devices, Vol. 61, No. 8, (2014), 2893-73-2898, doi: 10.1109/TED.2014.2325600
  4. Yingxin Qiu, Runsheng Wang, Qianqian Huang and Ru Huang, "A comparative study on the impacts of interfece traps on tunneling FET and MOSFET", IEEE Transactions on Electron Devices, Vol. 61, No. 5, (2014),1284-1291, doi: 10.1109/TED.2014.2312330
  5. Siyuranga O. Koswatta, Mark S. Lundstrom and Dmitri E. Nikonov, "Performance comparison between p-i-n tunneling transistors and conventional MOSFETs",  IEEE Transactions on Electron Devices, Vol. 56, No. 3, (2009), 456-465, doi: 10.1109/TED.2008.2011934
  6. Sung Hwan Kim, Sapan Agarwal, Zachery A Jacobson, Peter Matheu, Chenming Hu and Tsu-Jae King Liu, "Tunnel field effect transistor with raised germanium source",  IEEE Electron Device Letters, Vol. 31, No. 10, (2010), 1107-1109, doi: 10.1109/LED.2010.2061214
  7. Ramanathan Gandhi, Zhixian Chen, Navab Singh, Kaustav Banerjee and Sungjoo Lee, "Vertical Si-Nanowire n-type tunneling FETs with low sub-threshold swing(<=50mV/decade) at room temperature", IEEE Electron Device Letters, Vol. 32, No. 4, (2011), 437-439, doi: 10.1109/LED.2011.2106757
  8. Dhanasekar S, Ramesh  J, "FPGA Implementation of Variable Bit Rate OFDM Transceiver System for Wireless Applications", Proceedings of IEEE International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology, (2017), 343-346, doi: 10.1109/ICIEEIMT.2017.8116863
  9. Chun-Hsing and Nguyen Dang Chien, "Sub-10-nm tunnel field-effect transistor with graded Si/Ge heterojunction", IEEE Electron Device Letters, Vol. 32, No. 11,(2011), 1498-1500, doi: 10.1109/LED.2011.2164512
  10. Rui Li, Yeqing Lu, Guangle Zhou, Qingmin Liu, Soo Doo Chae, Tim Vasen, Wan Sik Hwang, Qin Zhang, Patrick Fay, Tom Kosel, Mark Wistey, Huili Xing and Alan Seabaugh, "AlGaSb/InAs tunnel field-effect transistor with on-current of 78µA/µm at 0.5V", IEEE Electron Device Letters, Vol. 33, No. 3, (2012), 363-365, doi: 10.1109/LED.2011.2179915
  11. Ram Asra, Mayank Shrinivastava, Kota V. R. M. Murali, Rajan K. Pandey, Harald Gossner and V. Ramgopal Rao, "A tunnel FET for Vdd Scaling Below 0.6V with a CMOS-comparable performance", IEEE Transactions on Electron Devices, Vol. 58, No. 7,(2011), 1855-1863, doi: 10.1109/TED.2011.2140322
  12. Lining Zhang and Mansun Chan, "SPICE modelling of double-gate tunnel-FETs including channel transports", IEEE Transactions on Electron Devices, Vol. 61, No. 2, (2014), 300-307, doi: 10.1109/TED.2013.2295237
  13. Yoonmyung Lee, Daeyeon Kim, Jin Cai and Isaac Lauer, "Low-power circuit analysis and design based on hetero- junction tunneling transistors (HETTs)", IEEE Transactions Very Large Scale Integration Systems, Vol. 21, No. 9, (2013), 1632–1643, doi: 10.1109/TVLSI.2012.2213103
  14. Y.-N. Chen, M.-L. Fan, V. P.-H. Hu, P. Su, and C.-T. Chuang, "Design and analysis of robust tunneling FET SRAM", IEEE Trans. Electron Devices, Vol. 60, No. 3, (2013), 1092–1098, doi: 10.1109/TED.2013.2239297
  15. N. Hossain, A. Iqbal, H. Shishupal, and M. H. Chowdhury, "Tunneling transistor based 6T SRAM bitcell circuit design in sub-10nm domain",Proc. Midwest Symp. Circuits Syst., (2017), doi: 10.1109/MWSCAS.2017.8053215.
  16. A. Sharma, A. G. Akkala, J. P. Kulkarni, and K. Roy, "Source-underlapped GaSb-InAs TFETs with applications to gain cell embedded DRAMs", IEEE Transactions on Electron Devices, Vol. 63, No. 6, (2016), 2563–2569, doi: 10.1109/TED.2016.2555627
  17. Ming-Hsien Tu, Jihi-Yu Lin, Ming-Chien Tsai and Chien-Yu Lu "A single-ended disturb-free 9T sub-threshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing", IEEE Journal of Solid-State Circuits, Vol. 47, No. 6, (2012), 1469–1482, doi: 10.1109/JSSC.2012.2187474
  18. Sebastiano Strangio, Pierpaolo Palestri, David Esseni, Luca Selmi and Felice Crupi, "Impact of TFET unidirectionality and ambipolarity on the performance of 6T SRAM cells", IEEE Journal of Electron Devices Society, Vol. 3, No. 3, (2015), 223–232, doi: 10.1109/JEDS.2015.2392793
  19. Dhanasekar S, Malin Bruntha P,Martin Sagayam K, "An Improved Area Efficient 16-QAM Transceiver Design using Vedic Multiplier for Wireless Applications", International Journal of Recent Technology and Engineering, Vol.8, No. 3, (2019), 4419-4425, doi: 10.35940/ijrte.C5535.098319
  20. Alan C. Seabaugh and Qin Zhang, "Low-voltage tunnel transistors for beyond low-voltage tunnel transistors for beyond CMOS logic", Proc. IEEE, Vol. 98, No. 12, (2015), 2095–2110, doi: 10.1109/JPROC.2010.2070470
  21. Mahmood Uddin Mohammed and Masud H.  Chowdhury, "Reliability and Energy Efficiency of the Tunneling Transistor-Based 6T SRAM Cell in Sub-10 nm Domain", IEEE Transactions on Circuits and Systems-II, Vol. 65, No. 12, (2018),1829-1833, doi: 10.1109/TCSII.2018.2874897
  22. Jheng-Sin Liu,, Michael B. Clavel and Mantu K. Hudait, "An Energy-Efficient Tensile-Strained Ge/InGaAs TFET 7T SRAM Cell Architecture for Ultralow-Voltage Applications", IEEE Transactions On Electron Devices, Vol. 64, No. 5, (2017), 2193-2200, doi: 10.1109/TED.2017.2675364
  23. Sayeed Ahmad, Syed Afzal Ahmad, Mohd Muqeem, Naushad Alam and Mohd Hasan "TFET-Based Robust 7T SRAM Cell for Low Power Application", IEEE Transactions on Electron Devices, Vol. 66, No. 9, (2019), 3834-3840, doi: 10.1109/TED.2019.2931567