1. Grailoo, M., Alizadeh, B. and Forouzandeh, B., “Improved range analysis in fixed-point polynomial data-path”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 36, No. 11, (2017), 1925–1929. doi: 10.1109/TCAD.2017.2666607
2. Grailoo, M., Alizadeh, B. and Forouzandeh, B., “UAFEA: Unified analytical framework for IA/AA-based error analysis of fixed-point polynomial specifications”, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 63, No. 10, (2016), 994–998. doi: 10.1109/TCSII.2016.2539078
3. Sarbishei, O., Radecka, K., and Zilic, Z., “Analytical optimization of bit-widths in fixed-point LTI systems”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 31, No. 3, (2012), 343–355. doi: 10.1109/TCAD.2011.2170988
4. Abbas, M., Gustafsson, O. and Johansson, H., “On the fixed-point implementation of fractional-delay filters based on the Farrow structure”, IEEE Transactions on Circuits and Systems I, Vol. 60, No. 4, (2013), 926–937. doi: 10.1109/TCSI.2013.2244272
5. Rocher, R., Menard, D., Scalart, P. and Sentieys, O., “Analytical Approach for Numerical Accuracy Estimation of Fixed-Point Systems Based on Smooth Operations”, IEEE Transactions on Circuits and Systems I, Vol. 59, No. 10, (2012), 2326–2339. doi: 10.1109/TCSI.2012.2188938ï
6. Chung, J. and Kim, L. W., “Bit-Width Optimization by Divide-and-Conquer for Fixed-Point Digital Signal Processing Systems”, IEEE Transactions on Computers, Vol. 64, No. 11, (2015), 3091–3101. doi: 10.1109/TC.2015.2394469
7. Kinsman, A. B. and Nicolici, N., “Bit-width allocation for hardware accelerators for scientific computing using SAT-modulo theory”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No. 3, (2010), 405–413. doi: 10.1109/TCAD.2010.2041839
8. Pang, Y., Radecka, K., and Zilic, Z., “An efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits”, In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, (2011), 455–460. doi: 10.1109/ASPDAC.2011.5722233
9. Chernoyarov, O.V., Golpaiegani, L.A., Glushkov, A.N., Lintvinenko, V.P. and Matveev, B.V., “Digital binary phase-shift keyed signal detector”, International Journal of Engineering - Transactions A: Basics, Vol. 32, No. 4, (2019), 510–518. doi: 10.5829/IJE.2019.32.04A.08
10. Kumar, P., and Kumar Chaudhary, S., “Stability and Robust Performance Analysis of Fractional Order Controller over Conventional Controller Design”, International Journal of Engineering - Transactions B: Applications , Vol. 31, No. 2, (2018), 322–330. doi: 10.5829/ije.2018.31.02b.17
11. Wolframe Mathematica: definitive system for modern technical. [Online]. Available: http://www.wolfram.com/mathematica/