



Energy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach

S. Kassa*, S. Nema

Electronics Engineering Department, SNDT Womens University, Mumbai, India

PAPER INFO

Paper history:

Received 22 December 2018
Received in revised form 30 April 2019
Accepted 02 May 2019

Keywords:

Quantum-dot Cellular Automata
Inverter
Majority Gate
Static Random Access Memory

ABSTRACT

This paper introduces a peculiar approach of designing Static Random Access Memory (SRAM) memory cell in Quantum-dot Cellular Automata (QCA) technique. The proposed design consists of one 3-input MG, one 5-input MG in addition to a (2×1) Multiplexer block utilizing the loop-based approach. The simulation results reveals the excellence of the proposed design. The proposed SRAM cell achieves 16% and 15% improvement in terms of total number of Cell counts and Area. Similarly, the proposed design structure realizes the overall power dissipation savings up to 35.3% at maximum energy dissipation of circuit, 38.6% at average energy dissipation of circuit, 36.1% at minimum energy dissipation of circuit, 36.4% at average energy dissipation of circuit and 40.1% at average switching energy dissipation compared to the latest reported designs. The power analysis and structural analysis of the proposed design is compared with its state-of-the-art counterpart designs, using QCAPro and QCADesigner 2.0.3 tools. The proposed QCA based SRAM cell design can be taken as a base design in building an ultra-low power information generating systems like Microprocessors.

doi: 10.5829/ije.2019.32.05b.14

1. INTRODUCTION

Over the last few decades, CMOS technology has almost reached to its fundamental physical limits. The demands of high speed operation with low power consumption have compelled the scientists all over the world to investigate for new alternative technology. Many technologies such as Tunneling Phase Logic (TPL), Single Electron Tunneling (SET), Quantum-dot Cellular Automata (QCA) and Carbon Nano Tube Field Effect Transistor (CNT-FET) [1–4] are presented at nano-scale level for replacing CMOS technique. Among them, QCA is more fascinating because of its attractive features of high speed operation, extremely high density capacity, low power consumption and small dimension. Lent et al. proposed a physical implementation of an automaton using quantum-dot cells in 1994 [4] which quickly gained popularity among researchers worldwide and it was first fabricated in 1997 [5].

The QCA technology is still at its infancy stage; therefore many different options are available for its fabrication. Techniques like Semiconductor QCA, Metal-Island QCA, Magnetic QCA and Molecular QCA are available in literature but none of them has been proven as a leading one at this point. The basic idea of QCA cell in which bi-stable state is there, in which one state will interact with other state locally and with other neighboring cells as well for passing information. QCA cells are not required to be connected with each other physically [6–9].

1.1. QCA Building Blocks A basic QCA cell consists of four quantum dots in a single cell, arranged in a square pattern. Two extra electrons are inserted, which always resides diagonally to each other inside a cell. By tunneling these electrons, mutual electrostatic repulsive force is created between them and as a result, one gets either logic 0 or logic 1. QCA Inverter and Majority gate

*Corresponding Author's Email: rel1356@mnnit.ac.in (S. Kassa)

are the primary gates for building any QCA based logic circuits [6, 7]. Figure 1 shows the QCA cell, QCA inverter and QCA wire while Figure 2 shows the Original, Rotated and 5-input majority gate consequently.

At the moment, there is a growing demand for memory cell design which works as one of the bottom-line requirements for QCA devices [10–13]. In this article, loop-based approach have been taken for designing well-optimized SRAM cell compared to traditional CMOS based SRAM memory cell, which is a pioneering approach.

Two main approaches are by and large available for designing QCA circuits: loop-based and line-based. In loop-based approach, all the clock zones are correlated to hold data in a loop of QCA cells while in line-based approach, a line of QCA cells is utilized for saving earlier values of the data. In the proposed design here, loop-based approach has been utilized for its simplicity and robustness in designing circuit.




Figure 1. QCA (a) Cell (b) Inverter (c) Wire




Figure 2. QCA based (a) Original (b) Rotated (c) 5-input Majority Gate

2. PROPOSED QCA SRAM CELL DESIGN

Discussion about the robust and efficient structure of QCA SRAM cell has been preceded in this section. Figures 3 and 4 show the SRAM cell designs from previous papers. Figures 5a, 5b and 5c show logical diagram, layout and simulation result for the proposed QCA SRAM cell accordingly.

3. OPERATION OF PROPOSED SRAM CELL

The proposed design configuration join one 3-input MG (MG-3) and one 5-input MG (MG-5) in addition to one (2×1) Multiplexer block as shown in Figure 5a. While the Enable signal is set to logic 1, the write operation can also be accomplished by setting W/R signal to logic 1. Along this line, the 3-input MG produces logic 1 since most of the inputs are at logic 1. Most of the time, one gets odd number of inputs, so they don't have to deal with the question of what happens when exactly half the inputs are logic 0. During the write operation, the input data (Input),




Figure 3. SRAM cell design as reported in [14]




Figure 4. SRAM cell design as reported in [15]






Figure 5. QCA SRAM cell (a) logical diagram (b) layout (c) simulation result

which is fed to the second input of the (2×1) Multiplexer (I1), will be written to the memory loop (MLoop) and also transmitted to the 5-input MG together with the Enable signal, two static logic 0 inputs and the inverted W/R signal (logic 0). The MG-5 with three static logic 0

inputs gives outputs as logic 0.

It is worthy to take note of that, there is not any tri-state support idea in QCA innovation available, which totally eliminates the particular information in a circuit. Typically, logic 0 has been considered as the output of memory cell in write mode when output circuit is deactivated.

The complete operation of the proposed SRAM cell is given in Table 1. When Enable input is '0', the output will hold the previous output as it is for whatever input it would be. When Write operation is enabled, W/R should be '1' and if Input is '1', so '1' will be written in MLoop and if Input is '0', so '0' will be written in MLoop. Like that, when Read operation is enabled, W/R should be '0'. Now, based on the signal in MLoop, Output will read the particular signal '0'/'1' at an Output.

4. RESULT ANALYSIS

Comparison of proposed SRAM cell design with previous designs is given in Table 2 for different parameters. Structural analysis of the proposed cell is verified utilizing QCADesigner 2.0.3 tool [16]. Table 3 shows the comparison of different types of power dissipation for the proposed and reported designs obtaining the results from QCAPro tool [17].

Figure 6 shows the power dissipation analysis of the proposed SRAM cell design with previous designs at different kink energies (E_k). The results show the dominance of the proposed design on the former reported designs.

TABEL 1. Complete operation of proposed QCA SRAM Memory Cell

Operation	Enable	Input	W/R	MLoop	Output
Write	1	1	1	1	0
	1	0	1	0	0
Read	1	×	0	0	0
	1	×	0	1	1
Hold	0	×	×	Hold	0


TABEL 2. Comparison of the proposed QCA SRAM Circuit

QCA SRAM cells	Type of wire crossing	Cell Count	Area (μm^2)	Cycles	Output (via W/R and Enable signals)
Proposed	Logical	92	0.10	1.5	YES
Previous design [14]	Coplanar	100	0.12	2	NO
Previous design [15]	Coplanar	109	0.13	2	NO


TABLE 3. SRAM Power dissipation analysis

	$E_k=0.5 \text{ (meV)} \times 10^{-2}$			$E_k=1 \text{ (meV)} \times 10^{-2}$			$E_k=1.5 \text{ (meV)} \times 10^{-2}$		
	Previous design [14]	Previous design [15]	Proposed design	Previous design [14]	Previous design [15]	Proposed design	Previous design [14]	Previous design [15]	Proposed design
Max Energy Diss of Circuit	44.41	42.55	28.69	47.69	43.93	30.97	53.25	46.82	34.42
Avg Energy Diss of Circuit	22.68	18.89	13.92	29.46	23.38	18.31	37.85	29.19	23.63
Min Energy Diss of Circuit	4.69	2.77	3.33	13.83	9.12	8.97	24.45	16.88	15.62
Avg Leakage Energy Diss	4.98	3.01	3.33	14.46	9.55	9.26	25.26	17.4	15.92
Avg Switching Energy Diss	17.69	15.89	10.59	14.99	13.83	9.05	12.59	11.79	7.71


4. 1. Sram Power Dissipation Analysis Figure 7 shows the power dissipation analysis for the proposed SRAM cell. The red color cell shows the lowest level of energy dissipation by a particular cell while the black color spot shows the highest level of energy dissipation by the cell. From the figure, one can analyze that, at a



(a)



Types of power dissipation



(c)

Figure 6. Power dissipation analysis at different kink energies (a) $E_k = 0.5 \times 10^{-2}$ (meV) (b) $E_k = 1.0 \times 10^{-2}$ (meV) and (c) $E_k = 1.5 \times 10^{-2}$ (meV)

Majority gate, there are some black spot cells available, as well as many less number of cells are there which dissipate power in black color. This shows the superiority of the proposed SRAM cell design compared to the previous designs in terms of power dissipation.

Analysis of polarization for different input combinations is an interesting area to take care for a particular QCA based design because the proposed design must give the correct polarization for each of the input combinations.

Figure 8 shows the polarization design for the proposed SRAM cell. The Blue color cell depicts logic '1' while black color cell depicts logic '0'. Figure 8 shows the output polarization result for (1,1,1,1) input combination. From the figure, one can easily analyze that the proposed SRAM cell gives the correct polarization for a particular input combination. The same can be realized for other input combinations also.




Figure 7. Power dissipation analysis of proposed SRAM Cell




Figure 8. Polarization analysis of the proposed SRAM cell for (1,1,1,1) input

5. CONCLUSION

The proposed SRAM memory cell is designed by utilizing an open loop-based approach. It gives a proficient and robust end result SRAM memory cell structure as far as area, delay, cell counts and power consumption is compared with the reported designs. The proposed design structure saves the overall power up to 35.3% at maximum energy dissipation of circuit, 38.6% at average energy dissipation of circuit, 36.1% at minimum energy dissipation of circuit, 36.4% at average energy dissipation of circuit and 40.1% at average switching energy dissipation compared to the latest reported designs. Polarization analysis also supports the accuracy of the proposed SRAM cell design for different combination of inputs. The proposed design is energy efficient which can be considered as a base design for planning large systems similar to Microprocessors.

6. ACKNOWLEDGEMENT

The authors duly acknowledge with gratitude the support of Dr. Sanjay Pawar, Principal, Usha Mittal Institute of Technology, SNDT Women's University for his help and encouragement during the preparation of this manuscript.

7. REFERENCES

1. Yang, T., Kiehl, R. A., and Chua, L. O., "Tunneling phase logic cellular nonlinear networks", *International Journal of Bifurcation and Chaos*, Vol. 11, No. 12, (2001), 2895–2911.
2. Likharev, K. K., "Single-electron devices and their applications", *Proceedings of the IEEE*, Vol. 87, No. 4, (1999), 606–632.
3. Martel, R., Schmidt, T., Shea, H.R., Hertel, T., and Avouris, P., "Single- and multi-wall carbon nanotube field-effect transistors", *Applied Physics Letters*, Vol. 73, No. 17, (1998), 2447–2449.
4. Lent, C. S., Tougaw, P. D., and Porod, W., "Quantum cellular automata: the physics of computing with arrays of quantum dot molecules", In *Proceedings Workshop on Physics and Computation*, Dallas, USA, IEEE, (1994), 5–13.
5. Tougaw, P. D., "A device architecture for computing with quantum dots", *Proceedings of the IEEE*, Vol. 85, No. 4, (1997), 541–557.
6. Kassa, S. R., and Nagaria, R. K., "A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs", *Journal of Computational Electronics*, Vol. 15, No. 1, (2016), 324–334.
7. Kassa, S. R. and Nagaria, R. K., "A Novel Design for 4-Bit Code Converters in Quantum Dot Cellular Automata", *Journal of Low Power Electronics*, Vol. 13, No. 3, (2017), 482–489.
8. Zoka, S. and Gholami, M., "Two Novel D-Flip Flops with Level Triggered Reset in Quantum Dot Cellular Automata Technology", *International Journal of Engineering - Transactions C: Aspects*, Vol. 31, No. 3, (2017), 415–421.
9. Kassa, S. R., Nagaria, R. K., and Karthik, R., "Energy efficient neoteric design of a 3-input Majority Gate with its implementation and physical proof in Quantum dot Cellular Automata", *Nano Communication Networks*, Vol. 15, (2018), 28–40.
10. Fazzion, E., Fonseca, O.L., Nacif, J.A.M., Neto, O.P.V., Otavio, A., and Silva, D.S., "A Quantum-Dot Cellular Automata Processor Design", In *Proceedings of the 27th Symposium on Integrated Circuits and Systems Design - SBCCI '14*, New York, USA, ACM Press, (2014), 1–7.
11. Kianpour, M. and Sabbaghi-Nadooshan, R., "A Novel Quantum-Dot Cellular Automata X-bit×32-bit SRAM", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 3 (2015), 827–836.
12. Angizi, S., Sarmadi, S., Sayedsalehi, S., and Navi, K., "Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata", *Microelectronics Journal*, Vol. 46, No. 1, (2015), 43–51.
13. Sen, B., Dutta, M., Goswami, M., and Sikdar, B. K., "Modular Design of testable reversible ALU by QCA multiplexer with increase in programmability", *Microelectronics Journal*, Vol. 45, No. 11, (2014), 1522–1532.
14. Hashemi, S. and Navi, K., "New robust QCA D flip flop and memory structures", *Microelectronics Journal*, Vol. 43, No. 12, (2012), 929–940.

15. Dehkordi, M. A., Shamsabadi, A. S., Ghahfarokhi, B. S., and Vafaei, A., "Novel RAM cell designs based on inherent capabilities of quantum-dot cellular automata", *Microelectronics Journal*, Vol. 42, No. 5, (2011), 701–708.
16. Walus, K., Dysart, T.J., Jullien, G.A., and Budiman, R.A., "QCADesigner: A Rapid Design and Simulation Tool for Quantum-Dot Cellular Automata", *IEEE Transactions on Nanotechnology*, Vol. 3, No. 1, (2004), 26-31.
17. Srivastava, S., Asthana, A., Bhanja, S., and Sarkar, S., "QCAPro - An error-power estimation tool for QCA circuit design", In *IEEE International Symposium of Circuits and Systems (ISCAS)*, Rio de Janeiro, Brazil, IEEE, (2011), 2377–2380. .

Energy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach

S. Kassa, S. Nema

Electronics Engineering Department, SNDT Womens University, Mumbai, India

P A P E R I N F O

چکیده

Paper history:

Received 22 December 2018
Received in revised form 30 April 2019
Accepted 02 May 2019

Keywords:

Quantum-dot Cellular Automata
Inverter
Majority Gate
Static Random Access Memory

این مقاله روشی خاص را برای طراحی سلول حافظه SRAM در روش کوانتوم دات (Quantum-dot Cellular Automata) معرفی می‌کند. طرح پیشنهادی شامل یک MG با ۳ ورودی، یک MG با ۵ ورودی به علاوه یک بلوک مالتی پلکسر (۲ × ۱) با استفاده از رویکرد مبتنی بر حلقه است. نتایج شبیه‌سازی بیانگر برتر بودن طراحی پیشنهادی است. سلول پیشنهادی SRAM به میزان ۱۶ و ۱۵ درصد از نظر تعداد کل شماره سلول‌ها و مساحت بهبود یافته است. به طور مشابه، ساختار طراحی پیشنهادی، صرفه‌جویی در مصرف توان را به میزان ۳۵/۳٪ در حداکثر اتلاف انرژی مدار، ۳۸/۶٪ در اتلاف انرژی متوسط مدار، ۳۶/۱٪ در حداقل اتلاف انرژی مدار، ۳۶/۴٪ در تخلیه انرژی متوسط مدار و ۴۰/۱٪ از میانگین تلفات انرژی سوئیچینگ در مقایسه با آخرین طرح‌های گزارش شده محقق کرده است. تجزیه و تحلیل توان و ساختاری طراحی پیشنهادی با طرح‌های همتای آن تاکنون، با استفاده از ابزار QCAPro و QCADesigner 2.0.3 مقایسه شده است. طرح سلولی SRAM مبتنی بر QCA می‌تواند به عنوان یک طراحی پایه در ساخت یک سیستم تولیدکننده اطلاعات فوق‌العاده کم توان مانند ریزپردازنده‌ها مورد استفاده قرار گیرد.

doi: 10.5829/ije.2019.32.05b.14