



## Voltage Differencing Buffered Amplifier based Voltage Mode Four Quadrant Analog Multiplier and its Applications

P. Gupta\*, R. Pandey

Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India

### PAPER INFO

#### Paper history:

Received 25 July 2018

Received in revised form 20 January 2019

Accepted 07 March 2019

#### Keywords:

Analog Building Blocks

Voltage Differencing Buffered Amplifier

Four Quadrant Analog Multiplier

Quarter Square Algebraic Identity

### ABSTRACT

In this paper a voltage mode four quadrant analog multiplier (FQAM) using voltage differencing buffered amplifier (VDBA) based on quarter square algebraic identity is presented. In the proposed FQAM the passive resistor can be implemented using MOSFETs operating in saturation region thereby making it suitable for integration. The effect of non idealities of VDBA has also been analyzed in this paper. Theoretical propositions are verified through SPICE simulations at 0.18 $\mu$ m CMOS technology node and the simulation results are found in close agreement with theoretical values. The supply voltage is taken as  $\pm 1$  V and the value of the bias current is set to 40 $\mu$ A. The simulated total harmonic distortion (THD) is observed to be under 3% and the total power dissipation is found as 627 $\mu$ W. The workability of the proposed FQAM is also tested through two applications, namely, an amplitude modulator and a rectifier. The simulated results corroborate the theoretical propositions.

doi: 10.5829/ije.2019.32.04a.10

### NOMENCLATURE

V	Volt
R	Resistance
n	nano
A	Ampere
$\mu$	Micro

### Greek Symbols

$\epsilon$	Tracking error
$\alpha_{p,n}$	$1 - \epsilon_{gmp,n}$
$\beta_{p,n}$	$1 - \epsilon_{p,n}$
$\Omega$	Ohms

## 1. INTRODUCTION

The FQAM performs multiplication of two bipolar signals and preserves the polarity relationship. Analog multiplier is used extensively for nonlinear applications such as a modulator, equalizer, frequency doublers, and neural computing [1]. A large number of analog multipliers are available in literature [2-14] using different analog building blocks (ABBs) having their own pros and cons.

On the other hand, researchers are continuously striving to explore different ABBs with attributes like higher bandwidth, higher slew rate, lower power consumption, and better linearity [15]. This journey initiated way back in 1966 with current conveyor [16]

and still continues. As a result numerous applications using different ABBs have already been developed [17-23]. The voltage differencing buffered amplifier (VDBA) has emerged as an outcome of this consistent effort relatively recently [17]. Apart from possessing the above mentioned attributes the VDBA also provides electronic tunability through its transconductance. Various applications based on VDBA and their variants are available in the literature [15,18-21]. However, limited literature is available on VDBA based non linear applications. So the aim of this study is to present VDBA-based FQAM using the quarter square technique. All available analog multipliers [2-14] are summarized in Table 1 to identify the gap in the previous research and to justify the proposition of voltage mode VDBA based FQAM. Some of the inferences from Table 1 are:

\*Corresponding Author Email: priyankagupta09@gmail.com (P. Gupta)

**TABLE 1.** Comparison of previously reported analog multipliers

Reference No.	ABB	Number of ABBs	Number of extra transistors	Passive resistors	Four quadrant	Input range	output range	Supply voltage	Type of Input signal	Type of output signal	Power dissipation (mW)	3 dB Frequency
[2]	CCCII+	2	0	0	No	-	-	±5V	Current	Current	-	20 MHz
[3]	OTA	3	0	0	Yes	±.8mA	±.8mA	±10V	Current	Current	-	155 MHz
[4]	Op-Amp	5	0	8	Yes	2.62V	±200mV	±2.4V	Voltage	Voltage	-	840 KHz
[5]	CCCII	1	0	1	No	-	-	±2.5V	Current	Current	3.82	-
		1	0	1	Yes			±2.5V	Current	Current	3.82	
[6]	OTRA	1	6	0	Yes	±200mV	±350mV	±1.5V	Voltage	Voltage	-	25 MHz
[7]	CDBA	1	6	0	Yes	±250mV	±180mV	±5V	Voltage	Voltage	-	82.3 MHz
[8]	CDBA	1	4	0	Yes	±1V	±0.6V	±5V	Voltage	Voltage	-	10 MHz
[9]	CDTA	2	0	0	Yes	-	-	±5V	Current	Current	-	30 MHz
[10]	OTA	4	16	0	Yes	±0.1V	±0.015V	±1V	Voltage	Voltage	0.588	3.96 GHz
[11]	CTTA	1	0	0	Yes	±150uA	±40uA	±1.5V	Current	Current	1.83	53.1MHz
[12]	OTA	3	0	0	Yes	±1mA	±1mA	±10V	Current	Current	-	162 MHz
[13]	VSDVG	3	6	0	Yes	±150mV	±600mv	±1.5V	Voltage	Voltage	0.550	10 MHz
[14]	OTRA	1	4	0	Yes	±300mV	±100mV	±1.5V	Voltage	Voltage	0.830	8 MHz
Proposed	VDBA	2	10	0	Yes	±50mV	±15mV	±1V	Voltage	Voltage	0.627	220 MHz

- The structures discussed in literature [2-9, 12] are not suitable from portability view point due to higher power supply requirements. Structures discussed in literature [2-4, 10, 12 and 13] use a large number of ABBs.
- The bandwidth of all the listed configurations other than reported value [10] is smaller as compared to the proposed configurations.
- Multipliers reported literature [4, 5] use passive components which is not suitable for integrated circuit.
- Voltage output is available at a high impedance in literature [10] making a buffer necessary to drive the voltage input circuits.
- The work presented in literature [2] is a two quadrant, while the multiplier designed in another paper [5] can work as a two or four quadrant multiplier.

Thus the intention of this paper is to propose a VDBA based FQAM which operates at the low power supply consumes less power and provides higher bandwidth.

**2. CIRCUIT DESCRIPTION**

In this section, the generalized quarter square algebraic identity based FQAM [1] is described first which has been adapted for implementation with VDBA.

**2. 1. Generic FQAM based on Quarter Square Algebraic Identity** An FQAM can be implemented using well known quarter square algebraic identity given below:

$$(V_{in1} + V_{in2})^2 - (V_{in1} - V_{in2})^2 = 4V_{in1}V_{in2} \tag{1}$$

It may be observed from Equation (1) that FQAM based on quarter square algebraic identity can be designed with the help of adder, subtractor and squarer circuits arranged as depicted in Figure 1

**2. 2. Proposed VDBA based FQAM** The circuit symbol of VDBA is shown in Figure 2, the terminals *p* and *n* are high impedance input voltage differencing terminals. The *z* represents a high impedance output current terminal and the *w*-(*w*+) is the low impedance buffered inverted (non inverted) output terminal. Due to the high input and low output impedances, this block is well suited for voltage mode operation. The port relationship of the VDBA is described in Eq. (2).

$$\begin{bmatrix} I_z \\ V_{w+} \\ V_{w-} \\ I_p \\ I_n \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & g_m & -g_m \\ 1 & 0 & 0 & 0 & 0 \\ -1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_z \\ I_{w+} \\ I_{w-} \\ V_p \\ V_n \end{bmatrix} \tag{2}$$

where *g<sub>m</sub>* represents the transconductance of VDBA and *i<sub>s</sub>* *g<sub>m</sub>* is expressed as follows:

$$g_m = \sqrt{\frac{\mu_n \text{ Cox } W}{L} I_b} \quad (3)$$

It may be observed that the value of  $g_m$  can be controlled through bias current  $I_b$ .

The proposed VDBA based FQAM is shown in Figure 3. The circuit comprising of VDBA I and resistance  $R_1$  represents an adder whereas VDBA II along with resistance  $R_1$  performs the subtraction operation.

The current and voltage outputs of VDBA I are expressed in Equations (4) and (5), respectively: Similarly, for VDBA II Equations (6) and (7) represent the current and voltage outputs.

$$I_{z1} = g_{mv} (V_{in1} + V_{in2}) \quad (4)$$

$$V_{w1+} = -V_{w1-} = g_{mv} R_1 (V_{in1} + V_{in2}) \quad (5)$$

$$I_{z2} = g_{mv} (V_{in1} - V_{in2}) \quad (6)$$

$$V_{w2+} = -V_{w2-} = g_{mv} R_1 (V_{in1} - V_{in2}) \quad (7)$$




Figure 1. Block diagram of Quarter square algebraic identity [1]




Figure 2. The VDBA Circuit Symbol




Figure 3. Proposed VDBA based FQAM

where  $g_{mv}$  represents the transconductance of VDBA

It may be seen from Equation (5) that  $V_{w1+}$  is proportional to the sum of the input voltages whereas  $V_{w1-}$  is an inversion of  $V_{w1+}$ . Equation (7) shows that buffered outputs of VDBA II are proportional to the difference of input voltages with opposite polarities. The squarer block [13] having  $a$  and  $b$  as two inputs and  $O$  as the output terminal is shown in Figure 4. Using routine analysis the output voltage of the squarer circuit ( $V_{SQ}$ ) may be derived and expressed as Equation (16) provided transistors  $M_{s1}$  and  $M_{s2}$  are perfectly matched and all the transistors are biased in the saturation region. Further aspect ratio of  $M_{s3}$  is considered to be twice as that of  $M_{s1}$  and  $M_{s2}$ .

For the nmos transistor in saturation region, the drain current is given as follows:

$$I_d = \frac{K}{2} [(V_{gs} - V_{TH})^2] \quad (8)$$

where  $K$  is transconductance parameter.

From Figure 4 Current through  $M_{S3}$  can be written as follows:

$$I_{MS3} = I_{MS1} + I_{MS2} \quad (9)$$

$$\text{As } K_{MS1} = K_{MS2} = K = 0.5K_{MS3} \quad (10)$$

$$\frac{2K}{2} (V_{SQ} - V_{SS} - V_{TH})^2 = \frac{K}{2} [(+V_x - V_{SQ} - V_{TH})^2 + (-V_x - V_{SQ} - V_{TH})^2] \quad (11)$$

$$V_{SQ} = -\frac{V_x^2}{2(V_{SS} + 2V_{TH})} + \frac{V_{SS}}{2} \quad (12)$$

where  $V_x$  is the applied input voltage.  $V_{SQ}$  is the output of the squarer circuit. Using Equations (8) and (10) current through respectively can be written as follows:

$$I_{MS3} = K(V_{SQ} - V_{SS} - V_{TH})^2 \quad (13)$$

Now putting the value of  $V_{SQ}$  from Equation (12) into Equation (13),

$$I_{MS3} = \frac{K(V_x^4 + 2V_x^2(V_{SS} + 2V_{TH})^2 + (V_{SS} + 2V_{TH})^4)}{4(V_{SS} + 2V_{TH})^2} \quad (14)$$

For small signals,  $V_x^4 \approx 0$

$$I_{MS3} = \frac{K}{2} V_x^2 + \frac{K}{4} (V_{SS} + 2V_{TH})^2 \quad (15)$$

$$V_{SQ} = \frac{I_{MS3}}{g_{ms}} = \frac{K}{2g_{ms}} V_x^2 + \frac{K}{4g_{ms}} (V_{SS} + 2V_{TH})^2 \quad (16)$$

Equation (16) suggests that the output voltage of the squarer circuit ( $V_{SQ}$ ) is proportional to the square of the input voltage ( $V_x$ ). The outputs of VDBA I and VDBA II as expressed by Equations (5) and (7) serve as inputs to the squarer blocks of Figure 3. Using Equation (16)



$$V_{w1-n} = -\frac{\beta_n g_{mv} (\alpha_p V_{in1} + \alpha_n V_{in2})}{2K_R (V_{DD} - V_{TH})} \quad (27)$$

$$V_{w2+n} = \frac{\beta_p g_{mv} (\alpha_p V_{in1} - \alpha_n V_{in2})}{2K_R (V_{DD} - V_{TH})} \quad (28)$$

$$V_{w2-n} = -\frac{\beta_n g_{mv} (\alpha_p V_{in1} - \alpha_n V_{in2})}{2K_R (V_{DD} - V_{TH})} \quad (29)$$

Considering  $\beta_n = \beta_p = \beta$ ,

$$V_{w1+n} = \frac{\beta g_{mv} (\alpha_p V_{in1} + \alpha_n V_{in2})}{2K_R (V_{DD} - V_{TH})} = -V_{w1-n} \quad (30)$$

$$V_{w2+n} = \frac{\beta g_{mv} (\alpha_p V_{in1} - \alpha_n V_{in2})}{2K_R (V_{DD} - V_{TH})} = -V_{w2-n} \quad (31)$$

Using Equations (16), (30) and (31), the output voltage of the FQAM can be written as follows:

$$V_{out-n} = \left( \frac{K_s}{2g_{ms}} \left( \frac{\beta g_{mv}}{2K_R (V_{DD} - V_{TH})} \right)^2 \right) \left( (\alpha_p V_{in1} + \alpha_n V_{in2})^2 - (\alpha_p V_{in1} - \alpha_n V_{in2})^2 \right) \quad (32)$$

$$V_{out-n} = \frac{K_s}{2g_{ms}} \left( \frac{\beta g_{mv}}{2K_R (V_{DD} - V_{TH})} \right)^2 (4\alpha_p \alpha_n V_{in1} V_{in2}) \quad (33)$$

For  $\alpha_p = \alpha_n = \alpha$ , the resultant output voltage may be expressed as follows:

$$V_{out-n} = (\alpha\beta)^2 C V_{in1} V_{in2} \quad (34)$$

However, the deviation caused in the output due to tracking errors may be ignored as the values of  $\epsilon_{gmp}$ ,  $\epsilon_{gmn}$ ,  $\epsilon_n$  and  $\epsilon_p$  are much smaller than unity.

### 4. SIMULATION RESULTS

The working of the proposed FQAM circuit is confirmed through SPICE simulations. The CMOS implementation of the VDBA [21] shown in Figure 6 is used and 0.18 $\mu$ m technology node is used for simulations.

The supply voltage used is  $\pm 1V$ . The value of the bias current is set to 40 $\mu$ A. The aspect ratios for the transistors used in VDBA, squarer circuit, and R<sub>1</sub> implementation are given in Table 3.




Figure 6. CMOS Implementation of VDBA [21]

TABLE 3. Aspect Ratio of the transistors

Transistor	M <sub>1</sub> -M <sub>4</sub>	M <sub>5</sub> -M <sub>8</sub>	M <sub>S1</sub> -M <sub>S2</sub>	M <sub>S3</sub>	M <sub>R1</sub> -M <sub>R3</sub>
(W/L) $\mu$ m	0.36/0.18	21.6/0.72	5.4/0.27	10.8/0.27	0.27/0.27

The values of  $\alpha_p$  and  $\alpha_n$  are found 0.934 and 0.933, respectively. Similarly,  $\beta_p$  and  $\beta_n$  were obtained as 0.95 and 0.97, respectively.

**4. 1. The DC Characteristics** The DC transfer characteristics for the proposed FQAM is depicted in Figure 7(a) with the variation of  $V_{in2}$  from -40 mV to 40 mV. It is observed from Figure 7(a) that the proposed circuit is an FQAM. The output voltage varies linearly with  $V_{in1}$  as observed from Figure 7(a). The nonlinearity curve for the proposed FQAM is shown in Figure 7(b) which depicts that over the entire input range maximum nonlinearity is less than 0.03%. The simulated power consumption is found to be 627 $\mu$ W when  $V_{in1}$  and  $V_{in2}$  are kept grounded.

**4. 2. AC Characteristics** The simulated frequency response for output voltage is presented in Figure 8. A DC voltage source is applied to  $V_{in2}$  while  $V_{in1}$  is taken as AC source of 100 mV. The 3dB bandwidth of the proposed FQAM circuit is found to be 220 MHz.

**4. 3. Total Harmonic Distortion** The Total Harmonic Distortion (THD) is a measure to estimate the degree to which a system is nonlinear. Therefore the variation in THD as a function of input signal amplitude is observed. For this, a constant DC voltage of 50 mV is applied to  $V_{in2}$  while a sinusoidal signal of 100 kHz is applied to  $V_{in1}$  with amplitude varying. The measured THD is plotted in Figure 9.




Figure 7. (a) DC characteristics of proposed multiplier (b) % Nonlinearity curve




Figure 8. AC characteristics






Figure 9. THD vs  $V_{in1}$  of proposed multiplier

The similar measurements are obtained for two other input signals having frequencies 1 kHz and 1 MHz, respectively and found that for input signals < 50 mV the maximum THD remains under 3% for the proposed FQAM for all three cases.


**4. 4 Noise Analysis** The noise limits the minimum signal level that a circuit can process with acceptable quality. Therefore, the effect of noise on the proposed circuit is examined through SPICE simulations. The equivalent input noise and the equivalent output noise are plotted in Figures 10(a) and 10(b), respectively with varying input frequency. For simulations,  $V_{in1}$  is taken as a 100 mV AC signal whereas  $V_{in2}$  is chosen as 80 mV DC value. The observed  $V_{noise}$  and  $V_{onise}$  are 21.75 nV/ $\sqrt{Hz}$  and 10.38 nV/ $\sqrt{Hz}$ , respectively.



(a) (b)  
Figure 10. (a) Input Noise (b) Output Noise



(a) (b)  
Figure 11. (a) Input transient (b) Frequency spectrum




(a) (b)  
Figure 12. (a) output transient (b) Frequency spectrum

**5. APPLICATIONS**

**5. 1. Amplitude Modulator** An amplitude modulator can be designed provided the carrier and modulating signals are applied to the two inputs of an FQAM, respectively. To validate the functionality of proposed FQAM as an amplitude modulator, two sinusoids of 100 mV/100 kHz and 100 mV/10 kHz frequencies were applied at  $V_{in1}$  and  $V_{in2}$ , respectively. The input transient and corresponding spectrum are shown in Figures 11(a) and 11(b), respectively. Similarly, Figure 12(a) depicts the amplitude modulated output with its spectrum in Figure 12(b). The output frequency spectrum has two frequency components of 90 kHz and 110 kHz thereby confirming the modulation operation.

**5. 2. Rectifier** The rectifier can be implemented using multiplier by taking one of the inputs as pulse type having frequency same as that of the signal which is to be rectified. To verify the workability of rectifier two inputs namely a sinusoidal signal and a square wave of 100 kHz/100 mV each were applied to the respective inputs of FQAM.

The input transient is shown in Figure 13(a) and the rectified output is presented in Figure 13(b). The simulated ripple factor curve is plotted in Figure 13 (c).



(a) (b) (c)  
Figure 13. Time domain representation of (a) input signals (b) output signal (c) ripple factor

The maximum value of the ripple factor is observed to be less than 0.5. The DC value is found to be 28.54 mV which is in close agreement of the calculated value of 28.42 mV.

## 6. CONCLUSION

A voltage mode FQAM based on quarter square - algebraic identity employing VDBA is proposed in this paper. The circuit is suitable for integration as passive resistor may suitably be implemented using MOSFETs. The theoretical propositions have been verified through SPICE simulations using 0.18 $\mu$ m CMOS process parameters. The power dissipation is found low as compared to other available structures and the simulated THD is well below 3%. Applications like amplitude modulator and rectifier are predesigned using proposed structure to show its applicability and results are in total agreement with the theory.

## 7. REFERENCES

- Hsiao, S.Y., and Wu, C.Y., "A 1.2 V CMOS four-quadrant analog multiplier", Proceedings of 1997 IEEE International Symposium on Circuits and Systems, (1997), 241–244.
- Abuelma'atti Muhammad, M.T., "A current-mode current-controlled current-conveyor-based analogue multiplier/divider", *International Journal of Electronics*, Vol. 85, No. 1, (1998), 71–77.
- Kaewdang, K., Fongsamut, C. and Surakampontorn, W., "A wide-band current-mode OTA-based analog multiplier/divider", Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, (2003).
- Riewruja, V. and Rerkratn, A., "Four-quadrant analogue multiplier using operational amplifier", *International Journal of Electronics*, Vol. 98, No. 4, (2011), 459–474.
- Yuce, E., "Design of a Simple Current-Mode Multiplier Topology Using a Single CCCII+", *IEEE Transactions on Instrumentation and Measurement*, Vol. 57, No. 3, (2008), 631–637.
- Chadha, U. and Arora, T., "Four quadrant analog multiplier/divider employing single OTRA", Proceedings of the International Conference on Communication and Computing Systems, (2016), 635–639.
- Pathak, J.K., Singh, A.K. and Senani, R. "New Multiplier/Divider Using a Single CDBA", *American Journal of Electrical and Electronic Engineering*, Vol. 2, No. 3, (2014), 98–102.
- Keskin, A. Ü., "A Four Quadrant Analog Multiplier Employing Single CDBA", *Analog Integrated Circuits and Signal Processing*, Vol. 40, No. 1, (2004), 99–101.
- Tangsrirat, W., Pukkalanun, T., Mongkolwai, P., and Surakampontorn, W., "Simple current-mode analog multiplier, divider, square-rooter and squarer based on CDTAs", *AEU - International Journal of Electronics and Communications*, Vol. 65, No. 3, (2011), 198–203.
- Hidayat, R., Dejhan, K., Moungnoul, P. and Miyanaga, Y., "OTA-based high frequency CMOS multiplier and squaring circuit", IEEE2008 International Symposium on Intelligent Signal Processing and Communications Systems, (2009), 1-4.
- Surakampontorn, W., Kaewdang, K. and Fongsamut, C., "A Simple Current-Mode Analog Multiplier- Divider Circuit Using OTAs", 2002 International Technical Conference on Circuits, Computers and Communications, Thailand, (2002), pp. 658–61.
- Pisutthipong, N. and Siripruchyanun, M., "A novel simple current-mode multiplier/divider employing only single multiple-output current controlled CTTA". TENCON 2009 IEEE Region 10 Conference, (2009), 1–4.
- Boonchu, B. and Surakampontorn, W., "Power Detector Voltage-Mode CMOS Squarer/Multiplier Circuit", International Technical Conference on Circuits, (2002), 8–11.
- Pandey, R., Pandey, N., Sriram, B. and Paul, S. K., "Single OTRA Based Analog Multiplier and Its Applications", *ISRN Electronics*, Vol. 2012, (2012), 1–7.
- Kaçar, F., Yeşil, A. and Noori, A., "New CMOS realization of voltage differencing buffered amplifier and its biquad filter applications", *Radioengineering*, Vol. 21, No. 1, (2012), 333–339.
- Toumazou, C., Lidgey, F. J. and Haigh, D., "Analogue IC Design: the current-mode approach", IET, (1993), 1st Ed. London.
- Biolek, D., Senani, R. and Biolková, V., "Active Elements for Analog Signal Processing: Classification, Review, and New Proposals", *Radioengineering*, Vol. 17, No. 4, (2008), 15-32
- Herencsar, N., Cicekoglu, O., Sotner, R., Koton, J. and Vrba, K., "New resistorless tunable voltage-mode universal filter using single VDIBA", *Analog Integrated Circuits and Signal Processing*, Vol. 76, No. 2, (2013), 251–260.
- Guney, A., Alaybeyoglu, E. and Kuntman, H., "New CMOS realization of Z Copy Voltage Differencing Buffered Amplifier and its current-mode filter application", IEEE 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, (2013), 68–71.
- Khatib, N. and Biolek, D., "New voltage mode universal filter based on promising structure of Voltage Differencing Buffered Amplifier", IEEE 23rd International Conference Radioelektronika, (2013), 177–181. 25.
- Sotner, R., Jerabek, J. and Herencsar, N., "Voltage Differencing Buffered/Inverted Amplifiers and Their Applications for Signal Generation", *Radioengineering*, Vol. 22, No. 2, (2013), 490–504.
- Farshidi, E. and Keramatzadeh, A., "A New Approach for low voltage CMOS based on current-controlled conveyors", *International Journal of Engineering, Transactions B: Applications*, Vol. 27, No. 5, (2014), 723-730.
- Singh, S. V., Tomar, R. S. and Chauhan D. S., "A New Trans-Admittance-Mode Biquad Filter Suitable for Low Voltage Operation", *International Journal of Engineering, Transactions B: Applications*, Vol. 28, No. 12, (2015), 1738-1745.

## Voltage Differencing Buffered Amplifier based Voltage Mode Four Quadrant Analog Multiplier and its Applications

P. Gupta, R. Pandey

Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India

### P A P E R I N F O

چکیده

#### Paper history:

Received 25 July 2018

Received in revised form 20 January 2019

Accepted 07 March 2019

#### Keywords:

Analog Building Blocks

Voltage Differencing Buffered Amplifier

Four Quadrant Analog Multiplier

Quarter Square Algebraic Identity

در این مقاله یک حالت ولتاژ چهار ضریب آنالوگ چهارگانه (FQAM) با استفاده از تقویت کننده بافر ولتاژ (VDBA) بر اساس هویت جبری مربع ارائه شده است. در FQAM پیشنهادی، مقاومت منفعل را می توان با استفاده از MOSFET های عامل در منطقه اشباع اجرا کرد و بنابراین آن را برای ادغام مناسب می کند. در این مقاله اثر غیر آرایشی VDBA نیز مورد تحلیل قرار گرفته است. گزاره های نظری از طریق شبیه سازی SPICE در گره فن آوری CMOS 0.18 $\mu$ m تایید شده و نتایج شبیه سازی در توافق نزدیک با مقادیر نظری یافت می شود. ولتاژ منبع تغذیه به عنوان  $V_1 \pm$  محاسبه می شود و مقدار جریان تعادلی به  $40 \mu$ A تنظیم می شود. اعوجاج هارمونیک کل تداخل (THD) کمتر از 3٪ مشاهده می شود و کل قدرت تخلیه به  $627 \mu$ W می رسد. کارایی پیشنهاد FQAM نیز از طریق دو برنامه کاربردی، یعنی یک مدولاتور دامنه و یک یکسو کننده، مورد آزمایش قرار می گیرد. نتایج شبیه سازی گزاره های نظری را تأیید می کند.

doi: 10.5829/ije.2019.32.04a.10