

### International Journal of Engineering

Journal Homepage: www.ije.ir

# Design and Analysis of Symmetrical Dual Gate Tunnel Field Effect Transistor with Gate Dielectric Materials in 10nm Technology

### S. Buttol, B. Balaji\*, K. Srinivasa Rao

Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Andhra Pradesh, India

### PAPER INFO

Paper history:
Received 25 October 2023
Received in revised form 13 November 2023
Accepted 26 November 2023

Keywords: Hafnium Oxide Titanium Dioxide Drain Conductance On Current Transconductance


### A B S T R A C T

In this work, a Symmetrical Dual Gate Tunnel Field Effect Transistor (SDGTFET) is proposed with gate dielectric materials in 10nm technology. The electrical performance parameters of this proposed device are investigated using technology computer aided design (TCAD) simulator. The new SDGTFET employing with high-k dielectric material such as hafnium oxide (HfO<sub>2</sub>) and interfacial layer (IL). The 2nm HfO<sub>2</sub> with 30 dielectric constant is used between the interfacial layer and the metal gate on both sides of the device. The variation of the drain current with the varying of gate length, effective gate materials and effective oxide layer thickness of the device is evaluated in this work. By optimizing the proposed device with gate dielectric material the on current gets  $\sim$ 4.2 times enhanced and the averaged subthreshold swing (SSavg) becomes reduced from 90.2 mV/dec to 53.8 mV/dec. Therefore, the SDGTFET structure has better performance than single material and double material TFET and shows a lower ambipolar current and a better on current to off current ratio.

doi: 10.5829/ije.2024.37.04a.02

### **Graphical Abstract**

Graphical Abstract



Corresponding Author Email: <a href="mailto:vahividi@gmail.com">vahividi@gmail.com</a> (B. Balaji)

Please cite this article as: Howldar S, Balaji B, Srinivasa Rao K. Design and Analysis of Symmetrical Dual Gate Tunnel Field Effect Transistor with Gate Dielectric Materials in 10nm Technology. International Journal of Engineering, Transactions A: Basics. 2024;37(04): 588-95.

### 1. INTRODUCTION

An advanced Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) represents a pivotal innovation in the realm of semiconductor technology, revolutionizing the design and functionality of electronic devices (1). MOSFETs are fundamental building blocks of modern integrated circuits, and advancements in their structure and materials have been crucial for achieving higher performance, increased energy efficiency, and enhanced miniaturization in electronic systems. The traditional MOSFET consists of a metal gate, an insulating silicon dioxide layer, and a semiconductor material, such as silicon. The advanced MOSFET has innovations beyond the conventional design, such as the integration of highk dielectric material being hafnium oxide (HfO<sub>2</sub>), Titanium dioxide (TiO2) and low-k dielectric material being silicon dioxide (SiO) and novel materials to overcome challenges associated with scaling down transistor dimensions (2). This shift is driven by the need to reduce the thickness of the gate oxide layer, a critical component in MOSFETs, to maintain control over the flow of electrical current while avoiding leakage current in the device. High-k dielectrics enable the creation of physically thinner gate oxides, allowing for better electrostatic control and improved transistor performance in semiconsuctors (3). The pursuit of smaller transistor sizes has led to the development of Fin Field-Effect Transistor (FinFET) and nanowire advanced transistor architectures. These three-dimensional structures provide better control over the flow of electrons, mitigating shortchannel effects and allowing for continued transistor scaling. Advanced MOSFET technology is integral to the progress of semiconductor manufacturing processes, enabling the creation of more powerful and energyefficient electronic devices. As semiconductor research and development continue to evolve, the exploration of new materials, advanced transistor architectures, its performance and innovative manufacturing techniques will further shape the landscape of advanced MOSFETs, influencing the capabilities and efficiency of future electronic systems (4).

The Advanced Tunnel Field-Effect Transistor (TFET) represents a cutting-edge development in semiconductor technology, pushing the boundaries of traditional transistor design to overcome challenges related to power consumption and performance scaling (5). As an innovative electronic device, the TFET devices leverages quantum mechanical tunneling phenomena to facilitate low-power operation, making it a promising device for applications demanding high energy efficiency and improved transistor scaling (6). In contrast to MOSFETs, TFETs exploit the quantum tunneling effect, allowing electrons to pass through a thin barrier without the need for high thermal energy (7). This unique an improved characteristic enables TFETs to operate at

lower voltage levels, resulting in reduced power consumption and improved overall energy efficiency. The adoption of TFETs is particularly significant in the context of power-constrained devices, such as those used in portable electronics and low-power Internet of Things (IoT) applications (8). The TFET design often incorporates materials with a narrow bandgap, enabling efficient quantum tunneling. The concept is especially relevant for addressing challenges associated with conventional MOSFETs as they approach the physical limits of scaling down in size (9). TFETs provide an alternative path to continue the advancement of transistor technology by mitigating issues like subthreshold swing, which affects the energy efficiency in small-scale nano transistors. As semiconductor research and development progress, the exploration of advanced architectures, materials, and fabrication techniques continues. Engineers and researchers are working to optimize TFET designs for mainstream integration, considering factors such as manufacturability, reliability, and compatibility with existing semiconductor processes and analysis (10). The continuous evolution of TFET technology holds the promise of revolutionizing the landscape of low-power electronics, enabling the development of energy-efficient devices that are crucial for the future of computing and communication systems

The dielectric constant SiO<sub>2</sub> depends on various factors, including the crystalline structure, temperature, and frequency of the applied electric field. This material is commonly used as a dielectric material in the semiconductor industry, the dielectric constant is typically around 3.9 (12). The dielectric constant of SiO<sub>2</sub> is relatively low compared to other dielectric materials. The lower dielectric constant helps in minimizing the capacitive coupling between adjacent conductive structures in integrated circuits (13). However, as semiconductor devices have scaled down in size, there are challenges associated with increasing capacitance and reducing leakage currents. This has led to the exploration of alternative high-k dielectric materials, such as hafnium dioxide (HfO<sub>2</sub>), to address these challenges in advanced semiconductor technologies (14).

The HfO<sub>2</sub> is a metal oxide that is used as a dielectric material in the nano scale devices and manufacturing of advanced semiconductor devices, particularly in the fabrication of modern integrated circuits (15). The dielectric constant is a measure of a materials ability to store electrical energy in an electric field. The dielectric constant of HfO<sub>2</sub> is typically in the range of 20 to 30, depending on factors such as the specific crystalline phase, the method of deposition, and the conditions of the fabrication process. This value is higher than the dielectric constants of conventional SiO<sub>2</sub>, which has historically been used as a high-k dielectric material in semiconductor devices. The use of HfO<sub>2</sub> as a high-k

dielectric is motivated by the need to reduce the physical thickness of the dielectric layer while maintaining a high capacitance to improve the overall performance of transistors in integrated circuits (16). High-k dielectrics are employed to overcome the limitations of traditional silicon dioxide in terms of thickness scaling and leakage current in advanced semiconductor technologies.

The Titanium dioxide (TiO<sub>2</sub>) is another material that is often used as a dielectric in various applications. The dielectric constant or relative permittivity of TiO<sub>2</sub> can vary depending on factors such as the crystalline phase, temperature, and frequency of the applied electric field. The crystalline form of TiO<sub>2</sub>, which is rutile, the dielectric constant is typically around 85. Anatase and brookite are two other crystalline phases of TiO<sub>2</sub>, and they may have different dielectric constants. It's important to note that the dielectric constant can vary with the frequency of the electric field (17).

One of the common challenges in TFET emerging technology is the limited experimental validation. Many researchers might rely on simulations and theoretical models, and experimental verification might be lacking. Filling this gap requires more efforts in fabricating and characterizing SDGFET devices to validate the theoretical predictions and understand real-world performance for low power applications. The selection of materials is crucial in semiconductor device design. The literature may not fully explore the variety of materials that could enhance the performance of advanced TFET devices. Researchers could explore new material combinations such as high-k dielectric materials such as HfO<sub>2</sub> and TiO<sub>2</sub> to improve its overall device performance and reduce leakage current. The literature extensively cover the challenges associated with the fabrication processes for TFETs. Addressing this gap involves optimizing fabrication techniques and advanced to ensure reproducibility, scalability, and manufacturability in nanometer technology not behind 22nm. The SDGTFET is designed for low-power applications, the literature comprehensively explore the trade-offs between power consumption and performance metrics such as speed. Addressing this gap requires a balanced approach to optimizing device parameters for specific applications in nanometer technology.

The SDGTFET has gained attention in the realm of semiconductor devices is characterized by its unique dual-gate structure. It consists of two gates, each influencing the flow of charge carriers in the transistor and the symmetrical design allows for enhanced control over the transistor's behavior. The traditional TFET, the SDGTFET relies on quantum tunneling for carrier transport and tunneling occurs through a thin barrier, enabling low-power operation. The primary advantage of SDGTFET is their potential for extremely low-power operation due to the reliance on tunneling. The symmetrical dual-gate design provides improved control

and flexibility in tuning the transistor's characteristics. Optimizing fabrication processes and ensuring the process of compatibility with nano structures to existing advanced semiconductor manufacturing techniques are critical for TFET practical applications. Therefore, SDGTFET device is a unique approach to low-power semiconductor devices, leveraging a unique dual-gate structure and quantum tunneling principles.

## 2. DEVICE STRUCTURE AND SIMULATION PARAMETERS

Two dimensional structure of SDGTFET with high-k gate dielectric material and interfacial layer as shown in Figure 1. The 10nm scale, conventional TFET design face challenges such as increased leakage currents and quantum effects (18). The SDG TFET, with its enhanced symmetrical dual gate architecture, offers a potential solution by providing better control over the electrostatic field. The high-k gate dielectric materials such as HfO<sub>2</sub> is employed for achieving optimal performance at 10nm scale. High-k dielectrics are particularly important in reducing leakage currents and enhancing gate control. The integration of advanced dielectric materials ensures that the SDG TFET can operate efficiently while maintaining a low power footprint (19). The proposed device plays a pivotal role in improving device characteristics. The design allows for a more uniform electric field distribution and tunneling barrier thickness and distance. This architecture is beneficial in achieving better ON/OFF current ratios, which are crucial for low power applications. The 10nm scale SDG TFET leverages tunneling as its fundamental mechanism of operation (20). The symmetrical gates help in optimizing tunneling processes, ensuring reliable and efficient charge through the channel and this 10nm SDG TFET is to enhance power efficiency. The combination of the symmetrical dual gate (SDG) architecture and advanced gate dielectric materials contributes to lower leakage




Figure 1. Proposed SDGTFET in 10nm regime

currents, reduced power consumption, and improved overall energy efficiency (21).

Designing a SDG TFET with advanced gate dielectric materials using Technology Computer-Aided Design (TCAD) involves a comprehensive process that encompasses simulation, analysis, and optimization. TCAD tools provide engineers with a virtual environment to model and simulate semiconductor devices (3).

The SDGTFET under consideration makes use of simulation parameters as shown in Table 1. Various models and methods are applied for the simulation, employing the TCAD tool, as outlined in Tables 2 and 3.

**TABLE 1.** Utilized Parameter for the simulation of SDGTFET

<b>Utilized Parameters</b>	Values
Thickness of HfO <sub>2</sub>	2nm
Metal Gate-1 Work Function(W <sub>F</sub> )	4.8eV
Metal Gate-2 Work Function(W <sub>F</sub> )	4.8eV
Device Length(W <sub>L</sub> )	60 nm
$Gate\ Length(L_G)$	10 nm
Source Length( $L_S$ )	25nm
Drain Length( $L_D$ )	25nm

**TABLE 2.** Models used for the device

Model	Description
conmob	Specifies the mobility concentration and dependency
fldmob	Calculation of all the device field dependency
evsatmod=1	implements the carrier concentration and temperature mobility
hcte.el	to enable electric field energy balance for electrons for relaxation time
taurel.el	specifies the relaxation time in the energy balance
taumob.el	specifies the relaxation time for electrons in the temperature dependency

**TABLE 3.** Methods used for the device


Method	Description		
newton	specifies the solution method		
maxtrap	used as trap procedure		
autonr	used to increase the speed of newton solution method		
dvlimit	used as maximum magnitude		
nblockit	used as the block iterations		

The different design parameters to optimize the performance of SDGTFET. This could include varying the dimensions of the device in nanometer dimensions, doping concentrations, and material properties. Investigate the impact of different semiconductor materials on the device performance. Compare and analyze the characteristics of SDGTFET based on various materials, such as silicon, III-V compounds. The noise analysis to understand the impact of noise sources on the device performance. This can involve studying the thermal noise, flicker noise, and other sources that affect power consumption signal integrity. The characteristics of the Symmetrical Dual Gate TFET under different operating conditions. Analyze the device performs in terms of energy efficiency and power dissipation. The temperature dependence of the Symmetrical Dual Gate TFET. To understand the device behaves at different temperature ranges and explore potential strategies for temperature compensation.


### 3. RESULTS AND DISCUSSION

The analysis of Id (drain current) versus Vgs (gate-source voltage) for a SDGTFET with different gate dielectric materials involved for the proposed device characteristics under varying gate voltages. SDGTFET are promising device for low-power applications due to their ability to achieve sub-threshold swing values below the limit of conventional TFET (22, 23). One of the critical parameters to analyze is the sub-threshold swing, which is a measure of the SDGTFET ability to turn on and off efficiently. A lower SS value indicates better improved performance in in the device. The threshold voltage changes with different gate dielectric materials. Vth is the gate voltage at which the device starts conducting. It's essential for determining the operating region of the TFET (24). To analyze the drain current (Id) varies with different gate-source voltages. This shows the on-state behavior of the TFET as shown in Figure 2. A high Ion/Ioff ratio indicates better switching behavior and power efficiency of the proposed device (25, 26). The proposed tunneling device, the tunneling current should be a dominant factor. Analyze the impact of gate dielectric materials such as high-k HfO2 on tunneling mechanisms and their influence on device performance.

The drain current (Id) versus gate-source voltage (Vgs) characteristics for a SDGTFET with variation of different technology regimes as shown in Figure 3 and investigate the proposed device characteristics scale with 10nm, 12nm and 15nm nodes (27). The 10nm node are scalable to smaller technology nodes for the limitations associated with scaling factor. The dynamic power consumption of SDGTFET during switching events and



**Figure 2.** Characteristics of drain current and Gate voltage with dielectric materials




**Figure 3.** Characteristics of drain current and Gate voltage with different technology node

static power consumption in the off-state are reliable in 10nm regime. The performance of the SDGTFET with gate dielectric materials and technology nodes has improved compared to conventional TFET and double gate TFET (28).

The drain conductance (Gd) of SDGTFET is the derivative of the drain current (Id) with respect to the drain-source voltage (Vgs). In the characteristics of a SDGTFET with gate dielectric materials, the analysis of drain conductance involves the conductance varies with different parameters, such as improved gate voltages, gate dielectric materials, and bias conditions (29). The high-k gate dielectric materials influences the drain conductance at Vgs= 1v. Different dielectric materials such as high-k and low-k dielectric materials can affect the tunneling characteristics and, consequently, the conductance of the device. The sub-threshold region of this TFET is transitioning between the off and on states. A steep sub-threshold region and low drain conductance in the off state are desirable and shown in Figure 4.

Transconductance plays a critical role in understanding and characterizing the behavior of this proposed SDGTFET devices, and it is an essential concept in amplifier design, digital signal processing, and analog electronics (30). This characteristic is a measure of how much the output current of a device, changes in




**Figure 4.** Characteristics of drain conductance with different technolgy node


the input voltage applied to it and it is a key factor in determining the gain and linearity of the device as it influences how effectively an electronic components can amplify an input signal. In the proposed devices, it characterizes the relationship between the input voltage and the output current when operating in the amplification or active mode. It is used to design and optimize the performance of electronic devices, ensuring they operate efficiently and accurately as shown in Figure 5.

The on resistance (Ron) is to determining the power dissipation and efficiency of a TFET. It is essentially the resistance by the current flowing between the drain and source terminals when the TFET is conducting. Ron is a static resistance that represents the resistance of the TFET in the on-state. It is typically defined as the voltage drop across the device divided by the drain current when the device is in the on-state as shown in Figure 6.

The enhanced Ion and Ioff, performance parameters of proposed device related to material and technology as shown in Tables 4 and 5. The Gm and Gd calculated parameters are shown in Tables 6 and 7. The performance parameter comparision of proposed device with existed devices are shown in Table 8.



**Figure 5.** Characteristics of transconductance with different technolgy node



**Figure 6.** On resistance characteristics with different technolgy node

**TABLE 4.** On current and off current for different dielectric materials

Materials	Ion(A/µm)	Ioff(A/µm)	Ion/Ioff
Air	10e <sup>-05</sup>	10e <sup>-15</sup>	$10e^{+12}$
$SiO_2$	10e -5	10e <sup>-16</sup>	10e +11
$HfO_2$	10e <sup>-3</sup>	10e <sup>-17</sup>	10e +12

**TABLE 5.** On current and off current for different technology node

Technology (nm)	Ion (A/µm)	Ioff (A/μm)	Ion/Ioff
10	10e <sup>-06</sup>	10e <sup>-12</sup>	10e +06
12	10e <sup>-07</sup>	10e <sup>-11</sup>	$10e^{+05}$
15	10e <sup>-08</sup>	10e <sup>-11</sup>	10e +03

**TABLE 6.** Transconductance for different technology node

Technology (nm)	Gm (S/mm)		
10	1.62		
12	1.51		
15	1.39		

**TABLE 7.** Drainconductance for different technology node

Technology (nm)	Gd (S)	
10	1	
12	0.89	
15	0.88	

**TABLE 8.** Performance Parameters Comparision of SDGTFET

Parameters	C TFET	SG TFET	DG TFET	HD-DG TFET	HD-DMG-TFET	SDGTFET (10nm)
Ion(A/µm)	3.12	3.94	4.3	4.6	8.01	9.48
$Ioff(A/\mu m)$	9.40	8.99	4.50	4.22	1.34	1.16
Ion/Ioff	1.69	1.70	1.88	1.84	1.9	2.12
Gm(S/mm)	1.34	1.38	1.42	1.46	1.41	3.1
Gd(S/mm)	0.32	0.39	0.419	0.45	0.452	0.71
$\text{Ron}(\Omega mm)$	1.41	1.61	1.32	0.88	0.6	0.51

### 4. CONCLUSION

The SDGTFET configuration has emerged as a promising device for enhancing performance and the limitations of conventional TFET. The symmetrical dual gate TFET exhibits improved subthreshold swing, reduced leakage current and its potential for enhanced operational efficiency compared to traditional device technologies. The impact of different semiconductor materials on the device, highlighting the significance of material selection in optimizing the symmetrical dual gate TFET performance. The investigation encompassed and demonstrated the influence of material properties on device characteristics. Two dimensional structure of Symmetrical Dual Gate Tunnel Field Effect Transistor (SDGTFET) is proposed in this work. The proposed device formed by high -k gate dielectric gate dielectric material being Hafnium oxide (HfO2). The electrical characteristics of SDGTFET like drain current, transconductance and drain conductance are calculated with the influence of varied semiconductor materials. The integration of SDG enhances the device's electrostatic control, resulting in improved ON/OFF current ratios and better overall performance. The symmetrical configuration achieving a more uniform electric field distribution and enhancing reliability. The high-k gate dielectric materials is to determining the overall efficiency of the SDGTFET. By exploring and implementing advanced dielectric materials, such as high-k dielectrics, the device can achieve lower leakage currents and improved gate control. The findings of this proposed device contribute significantly to the existing and understanding of the SDGTFET behavior and performance. These insights hold substantial promise for the advancement of semiconductor technology, as they can guide the development of refined designs and optimized utilization of SDGTFET in advanced low power applications.

### 5. REFERENCES

- Howldar S, Balaji B, Srinivasa Rao K. Design and Analysis of Hetero Dielectric Dual Material Gate Underlap Spacer Tunnel Field Effect Transistor. International Journal of Engineering, Transactions C: Aspects. 2023;36(12):2137-44. 10.5829/ije.2023.36.12c.01
- Krishnamurthya A, Reddyb DV, Radhammac E, Jyothirmayeed B, Raoe DS, Agarwale V, et al. Design and Performance Analysis of 6H-SiC Metal-Semiconductor Field-Effect Transistor with Undoped and Recessed Area under Gate in 10nm Technology. International Journal of Engineering, Transactions C: Aspects. 2023;36(12):2264-71. 10.5829/ije.2023.36.12c.16
- Mehrabani AH, Fattah A, Rahimi E. Design and Simulation of a Novel Hetero-junction Bipolar Transistor with Gate-Controlled Current Gain. International Journal of Engineering, Transactions C: Aspects. 2023;36(03):433. 10.5829/ije.2023.36.03c
- Madan J, Pandey R, Sharma R, Chaujar R. Impact of metal silicide source electrode on polarity gate induced source in junctionless TFET. Applied Physics A. 2019;125(9):600. https://doi.org/10.1007/s00339-019-2900-6
- Musalgaonkar G, Sahay S, Saxena RS, Kumar MJ. A line tunneling field-effect transistor based on misaligned core–shell gate architecture in emerging nanotube FETs. IEEE Transactions on Electron Devices. 2019;66(6):2809-16. https://doi.org/10.1109/TED.2019.2910156
- Zare M, Peyravi F, Hosseini SE. Impact of hetero-dielectric ferroelectric gate stack on analog/RF performance of tunnel FET. Journal of Electronic Materials. 2020;49:5638-46. https://doi.org/10.1007/s11664-020-08315-3
- Raj A, Singh S, Priyadarshani KN, Arya R, Naugarhiya A. Vertically Extended Drain Double Gate S i 1- x G ex Source Tunnel FET: Proposal & Investigation For Optimized Device Performance. Silicon. 2021;13:2589-604. https://doi.org/10.1007/s12633-020-00603-1
- Radhamma E, Vemana Chary D, Krishnamurthy A, Venkatarami Reddy D, Sreenivasa Rao D, Gowthami Y, et al. Performance analysis of high-k dielectric heterojunction high electron mobility transistor for rf applications. International Journal of Engineering, Transactions C: Aspects. 2023;36(9):1652-8. 10.5829/ije.2023.36.09c.09
- Gowthami Y, Balaji B, Srinivasa Rao K. Performance Analysis and Optimization of Asymmetric Front and Back Pi Gates with Dual Material in Gallium Nitride High Electron Mobility Transistor for Nano Electronics Application. International Journal of Engineering, Transactions A: Basics 2023;36(7):1269-77. 10.5829/ije.2023.36.07a.08
- Keighobadi D, Mohammadi S, Mohtaram M. Recessed gate cylindrical heterostructure TFET, a device with extremely steep subthreshold swing. Transactions on Electrical and Electronic Materials. 2021:1-7. https://doi.org/10.1007/s42341-021-00321-4
- Rani CSH, Bagan KB, Roach RS. Improved drain current characteristics of germanium source triple material double gate hetero-dielectric stacked TFET for low power applications. Silicon. 2021;13:2753-62. https://doi.org/10.1007/s12633-020-00556-5
- Gowthami Y, Balaji B, Rao KS. Design and performance evaluation of 6nm hemt with silicon sapphire substrate. Silicon. 2022;14(17):11797-804. https://doi.org/10.1007/s12633-022-01900-7
- Kumar PK, Balaji B, Rao KS. Performance analysis of sub 10 nm regime source halo symmetric and asymmetric nanowire MOSFET with underlap engineering. Silicon. 2022;14(16):10423-36. https://doi.org/10.1007/s12633-022-01747-y

- Howldar S, Balaji B, Srinivasa Rao K. Design and Qualitative Analysis of Hetero Dielectric Tunnel Field Effect Transistor Device. International Journal of Engineering, Transactions C: Aspects 2023;36(6):1129-35. 10.5829/ije.2023.36.06c.11
- Anvarifard MK, Orouji AA. Enhancement of a nanoscale novel Esaki tunneling diode source TFET (ETDS-TFET) for low-voltage operations. Silicon. 2019;11(6):2547-56. https://doi.org/10.1007/s12633-018-0043-6
- Dixit A, Gupta N. A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors. International Journal of Engineering, Transactions A: Basics. 2021;34(7):1718-24. 10.5829/IJE.2021.34.07A.16
- Sharma S, Chaujar R. Band gap and gate metal engineering of novel hetero-material InAs/GaAs-based JLTFET for improved wireless applications. Journal of Materials Science: Materials in Electronics. 2021;32(3):3155-66. https://doi.org/10.1007/s10854-020-05064-1
- Chakrabarty R, Roy S, Pathak T, Kumar Mandal N. Design of Area Efficient Single Bit Comparator Circuit using Quantum dot Cellular Automata and its Digital Logic Gates Realization. International Journal of Engineering, Transactions C: Aspects. 2021;34(12):2672-8. 10.5829/ije.2021.34.12c.13
- Gopal G, Varma T. Simulation-based analysis of ultra thin-body double gate ferroelectric TFET for an enhanced electric performance. Silicon. 2022;14(12):6553-63. https://doi.org/10.1007/s12633-021-01428-2
- Roy A, Mitra R, Kundu A, editors. Influence of channel thickness on analog and RF performance enhancement of an underlap DG AlGaN/GaN based MOS-HEMT device. 2019 Devices for Integrated Circuit (DevIC); 2019: IEEE.
- Gedam A, Acharya B, Mishra GP. Junctionless silicon nanotube TFET for improved DC and radio frequency performance. Silicon. 2021;13:167-78. https://doi.org/10.1007/s12633-020-00410-8
- Rafiee A, Nickabadi S, Nobarian M, Tagimalek H, Khatami H. Experimental investigation joining al 5083 and high-density polyethylen by protrusion friction stir spot welding containing nanoparticles using taguchi method. International Journal of Engineering, Transactions C: Aspects, 2022;35(6):1144-53. 10.5829/ije.2022.35.06c.06
- Alassery F, Khan AI, Shaik MS. Implementation of Advanced Tunnel Field Effect Transistor (DP-TFET) for High Power Switching Applications. Silicon. 2022;14(15):9589-93. https://doi.org/10.1007/s12633-021-01647-7
- Sahu SA, Goswami R, Mohapatra S. Characteristic enhancement of hetero dielectric DG TFET using SiGe pocket at source/channel interface: proposal and investigation. Silicon. 2020;12(3):513-20. https://doi.org/10.1007/s12633-019-00159-9
- Balaji B, Srinivasa Rao K, Girija Sravani K, Bindu Madhav N, Chandrahas K, Jaswanth B. Improved drain current characteristics of hfo2/sio2 dual material dual gate extension on drain side-tfet. Silicon. 2022;14(18):12567-72. https://doi.org/10.1007/s12633-022-01955-6
- Kumar PK, Balaji B, Rao KS. Halo-Doped Hetero Dielectric Nanowire MOSFET Scaled to the Sub-10 nm Node. Transactions on Electrical and Electronic Materials. 2023:1-11. https://doi.org/10.1007/s42341-023-00448-6
- Emami N, Kuchaki Rafsanjani M. Extreme learning machine based pattern classifiers for symbolic interval data. International Journal of Engineering, Transactions B: Applications, 2021;34(11):2545-56. 10.5829/IJE.2021.34.11B.17
- Fouladinia F, Gholami M. Decimal to excess-3 and excess-3 to decimal code converters in QCA nanotechnology. International Journal of Engineering, Transactions C: Aspects. 2023;36(9):1618-25. 10.5829/ije.2023.36.09c.05

- Gowthami Y, Balaji B, Rao KS. Design and Analysis of a Symmetrical Low-κ Source-Side Spacer Multi-gate Nanowire Device. Journal of Electronic Materials. 2023;52(4):2561-8. https://doi.org/10.1007/s11664-023-10217-z
- Meriga S, Bhowmick B. Deep Insight into Raised Buried Oxide SOI-Fe TFET and It's Analog/RF and Linearity Performance Parameters. Transactions on Electrical and Electronic Materials. 2023:1-14. https://doi.org/10.1007/s42341-023-00480-6

### **COPYRIGHTS**

©2024 The author(s). This is an open access article distributed under the terms of the Creative Commons Attribution (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, as long as the original authors and source are cited. No permission is required from the authors or the publishers.



### Persian Abstract

چکیده

در این کار، یک ترانزیستور اثر میدانی تونل دو دروازه ای متقارن (SDGTFET) با مواد دی الکتریک گیت در فناوری ۱۰ نانومتر پیشنهاد شده است. پارامترهای عملکرد الکتریکی این دستگاه پیشنهادی با استفاده از شبیه ساز طراحی به کمک کامپیوتر (TCAD) مورد بررسی قرار گرفته است. SDGTFET جدید از مواد دی الکتریک با k بالا مانند اکسید هافنیوم (HfO2) و لایه سطحی (IL)استفاده می کند. HfO2 نانومتری با ۳۰ ثابت دی الکتریک بین لایه سطحی و دروازه فلزی در دو طرف دستگاه استفاده می شود. تغییر جریان تخلیه با تغییر طول دروازه، مواد موثر دروازه و ضخامت لایه اکسیدی موثر دستگاه در این کار ارزیابی می شود. با بهینه سازی دستگاه پیشنهادی با مواد دی الکتریک گیت، جریان روشن ٤٠.۲ برابر افزایش می یابد و میانگین نوسان زیراستانه (SSavg) از ۳۸ سازگریک الله می کاموش بهتر را نشان می دهد. SDGTFET تک ماده و دو ماده دارد و جریان دوقطبی کمتر و نسبت جریان به جریان خاموش بهتر را نشان می دهد.