



Gain Boosted Folded Cascode Op-Amp with Capacitor Coupled Auxiliary Amplifiers

M. Rashtian^{*a}, M. Vafapour^b

^a Aviation Electronics Department, Civil Aviation Technology College, Tehran, Iran

^b Aviation Electronics Laboratory, Civil Aviation Technology College, Tehran, Iran

PAPER INFO

Paper history:

Received 18 August 2020

Received in revised form 13 March 2021

Accepted 23 March 2021

Keywords:

Gain Boosting

Gain Band-width

Power Supply Dissipation

Operational Transconductance Amplifier

ABSTRACT

A novel gain boosted folded cascode Op-Amp using simple single stage auxiliary amplifiers is presented. The proposed auxiliary amplifiers are designed in a way that has proper input and output DC common mode voltage without using common mode feedback network. The inputs of the auxiliary amplifiers are insulated by the coupling capacitors and floating-gate MOS transistors. Thus, the DC input voltage level limit has been removed. Diode connected transistors are also used in the output of the auxiliary amplifiers, which keep the output voltage level at the desired. A simple single stage auxiliary amplifier imposes fewer poles and zeroes on the main amplifier compared to more complicated amplifiers where consumes also less power consumption. Simulation results in a 0.18 μ m CMOS technology show a DC gain enhancement of about 20 dB while output swing, slew rate, settling time, phase margin, and gain-bandwidth retain almost as the same as previous folded cascode design.

doi: 10.5829/ije.2021.34.05b.16

1. INTRODUCTION

One of the most popular approaches in designing high speed operational transconductance amplifiers (OTA) is the folded cascode (FC) architecture. Its popularity comes from high unity gain frequency, good output, and input swing. However, it has limitations to provide high DC gain which is required for some mixed-mode circuits like data converters. Active gain boosted folded cascode (GBFC) is presented first by Hosticka [1]. Through this technique, the output resistance and total gain can be increased by the gain of an auxiliary amplifier. This method increases the voltage gain without degrading its high-frequency performance. However, the GBFC introduces a pole-zero pair (doublet), which potentially leads to slow-settling behaviour of such op-amps [2,3,4].

The well-known active gain-boosting technique consists of the main amplifier and two auxiliary amplifiers is shown in Figure 1 [5]. By removing the auxiliary amplifiers and connecting the gate transistors of $M_{5,6}$ and $M_{7,8}$ to the appropriate bias voltages; a traditional folded cascode amplifier is shown in Figure 1. The auxiliary amplifiers should be operated at the

specific input and output common mode voltages and therefore they usually utilize two individual common mode feedback networks [6].

There are also other methods presented in literatures that focus mostly on increasing the slew rate while their gain enhancement is not impressive [7-11]. Also, many applications like switched capacitor circuits demand a high gain one stage Op-Amp [12,13].

In this paper, a simple differential amplifier with positive feedback load has been utilized as an auxiliary amplifier. For this reason, the auxiliary amplifiers do not need their own common mode feedback circuit. As described later, coupling capacitors are used at the input of the auxiliary amplifiers so that there is no limit to the DC voltage range of the auxiliary amplifier input. Also, two different types of the auxiliary amplifiers with two different DC output voltage levels have been utilized for the purpose of providing proper output bias voltage.

2. PROPOSED AMPLIFIER

Figure 2 illustrates the equivalent half-circuit of the GBFC shown in previous figure. The body effect is ignored.

*Corresponding Author Institutional Email: rashtian@catc.ac.ir (M. Rashtian)




Figure 1. Conventional boosted-gain folded cascode




Figure 2. Equivalent half-circuit of the GBFC

Using KVL and KCL, the DC gain of the circuit can be written as:

$$\frac{V_{od}}{V_{in}} = -g_{m1}r_{o5} \frac{A_X^2 g_{m5}r_{o5}(r_{o1} \parallel r_{o3}) - 2A_X g_{m5}r_{o5}(r_{o1} \parallel r_{o3}) - 3A_X(r_{o1} \parallel r_{o3}) + g_{m5}r_{o5}(r_{o1} \parallel r_{o3}) + 3(r_{o1} \parallel r_{o3}) + 2(r_{o1} \parallel r_{o3})/g_{m5}r_{o5}}{\frac{3}{g_{m5}} + \frac{r_{o1} \parallel r_{o3}}{g_{m5}r_{o5}} + r_{o5} + r_{o1} \parallel r_{o3} - A_X r_{o5} - A_X(r_{o1} \parallel r_{o3})}$$

$$\begin{aligned} &\cong g_{m1}r_{o5} \frac{A_X^2 g_{m5}r_{o5}(r_{o1} \parallel r_{o3})}{A_X r_{o5} + A_X(r_{o1} \parallel r_{o3})} \cong \\ &A_X g_{m1}r_{o5} g_{m5} \frac{r_{o5}(r_{o1} \parallel r_{o3})}{r_{o5} + (r_{o1} \parallel r_{o3})} \cong A_X g_{m1}(g_{m5}r_{o5}(r_{o1} \parallel r_{o3}) \parallel \\ &r_{o3}) \parallel g_{m5}r_{o5}r_{o5} = A_X g_{m1}(g_{m5}r_{o5}(r_{o1} \parallel r_{o3}) \parallel \\ &g_{m7}r_{o7}r_{o9}) = A_X A_{FC} \end{aligned} \quad (1)$$

where the voltage gain of both auxiliary amplifiers, A_X , is almost assumed the same and relatively large. Also, $r_{o5} = r_{o7} = r_{o9}$ is considered. As can be seen, the voltage gain of the GBFC is approximately A_X times of FC.

The input DC voltage level of the first auxiliary amplifier A_1 (V_{X1} and V_{X2}) is about one overdrive voltage of M_4 & M_5 (V_{OV4}) and the output common mode voltage of A_1 should be around at $V_{GS5} + V_{OV4}$ for the output swing considerations. The proposed circuit of A_1 is illustrated in Figure 3a. As shown in this figure, gates of M_{1b} & M_{2b} isolated by coupling capacitors C_{1a} and C_{2a} from the main amplifiers, and the gate DC voltage level of M_{1b} - M_{2b} is supplied through quasi-floating gate transistors M_{7a} & M_{7b} which act as large resistors to V_{B3} [14].

The output common mode voltage of A_1 is stabilised by diode connected transistors M_{5a} & M_{6a} without using individual common mode feedback network at the DC voltage V_{G3a} which is proper for a driving gate of M_5 and M_6 transistors. The DC gain of A_1 can be obtained by:

$$A_X = g_{m1a}R_X \quad (2)$$

$$R_X = (g_{m5a} - g_{m3a} + g_{ds5a} + g_{ds3a} + g_{ds1a})^{-1} \quad (3)$$

while the value of g_{m3a} and g_{m5b} is approximately selected to 90 and 80 percent of g_{m5a} and g_{m5b} , respectively, to control the probable destructive effect of positive feedback [15]. In the same way, auxiliary amplifier A_2 has the same DC gain as A_1 and input coupling capacitors C_{1b} & C_{2b} as shown in Figure 3b. The output common mode voltage of A_2 is adjusted by diode connected M_{5b} & M_{6b} at dc level of $V_{DD} - V_{SG5b}$ which is proper for biasing the gates of M_7 & M_8 .

Boosting technique added a pole-zero doublet into the transfer function of GBFC. It can be shown that the zero location ω_Z is approximately equal to $(1+A_X)\omega_X$ where ω_X is the 3 dB cut-off frequency of auxiliary amplifiers and the zero is right close to its doublet pole [5, p.372]. The zero location ω_Z can be written as:

$$\omega_Z \approx A_X \omega_X \approx g_{m1a} R_X \frac{1}{R_X C_X} \approx \frac{g_{m1a}}{C_X} \quad (4)$$

where C_X donates the total load capacitance in the output of the auxiliary amplifier [16].

Hence, increasing the bias current of A_1 & A_2 has resulted in to greater g_{m1a} ; therefore, higher value of zero location of ω_Z . The larger ratio of ω_Z to the unity frequency ω_U , the smaller the doublet effect [3]. Hence, with adjusting the tail current sources of A_1 & A_2 (I_{d9a} & I_{d9b}) slow settling caused by the doublet effect can be suppressed. The second pole location of the proposed auxiliary amplifier is far from its unity gain frequency and can be ignored. However, most of the reported GBFC amplifiers utilizing extra FC with a considerable




Figure 3. Proposed auxiliary amplifiers, A1: (Figure 2a) and A2: (Figure 2b)

secondary pole as an auxiliary amplifier which imposes a new pole to the main amplifier transfer function. Table 1 summarized the transistor sizes of the presented GBFC amplifier.

It should be noted that the amount of the C_{1a} , C_{2a} , C_{1b} , and C_{2b} should be large enough to ignore the parasitic capacitors located in the gate of transistors M_{1a-2a} and M_{1b-2b} . For example, in Figure 3a, the effect of the parasitic capacitors located at the gates of M_{1a} and M_{2a} in differential mode small signal analysis can be written as:

$$v_{g1a} = \xi v_{x1}; \xi = \frac{C_{1a}}{C_{1a} + C_{Par}}, C_{Par} \cong C_{GS1a}. \quad (5)$$

In this paper, the value of C_{1a} is considered to 0.5 pF which be much larger than the C_{PAR} , so the ξ value is very close to one (about 0.98).

3. SIMULATION RESULTS

The two amplifiers were simulated in 0.18 μ m BSIM3v3 level 49 CMOS technology with 1.8 V of supply voltage by Hspice. The value of load capacitors C_{L1} & C_{L2} is 5 pF for both of the amplifiers. The frequency response of the

TABLE 1. Transistor sizes(μ m/ μ m) and component values

Transistor Number	$\frac{W}{L}$	Transistor Number	$\frac{W}{L}$
M_0	$\frac{55}{0.22}$	$M_{1a}-M_{2a}$	$\frac{8}{0.5}$
M_1-M_2	$\frac{128}{0.36}$	$M_{3a}-M_{4a}$	$\frac{0.33}{0.75}$
M_3-M_4	$\frac{32}{0.5}$	$M_{5a}-M_{6a}$	$\frac{0.36}{0.75}$
M_5-M_6	$\frac{16}{0.22}$	$M_{7a}-M_{8a}$	$\frac{0.5}{0.5}$
M_7-M_8	$\frac{64}{0.22}$	M_{9a}	$\frac{6}{0.22}$
M_9-M_{10}	$\frac{32}{0.22}$	$M_{1b}-M_{2b}$	$\frac{4}{0.5}$
M_{11}	$\frac{5}{0.22}$	$M_{3b}-M_{4b}$	$\frac{0.8}{0.5}$
M_{12}	$\frac{0.5}{0.22}$	$M_{5b}-M_{6b}$	$\frac{1}{0.5}$
M_{13}	$\frac{1.25}{0.18}$	$M_{7b}-M_{8b}$	$\frac{0.5}{0.5}$
M_{14}	$\frac{0.5}{0.22}$	M_{9b}	$\frac{6}{0.22}$
M_{15}	$\frac{0.36}{0.36}$	$C_{1a}-C_{2a}$	0.5pf
M_{16}	$\frac{10}{0.18}$	$C_{1b}-C_{2b}$	0.5pf
M_{17}	$\frac{6.25}{0.18}$		

amplifiers is shown in Figure 4 which shows DC gain enhancement of about 20 dB. A simple inverting amplifier with unity gain shown in Figure 5 is proposed for transient time simulation where $C_1 = 1.5$ pF and $R_1 =$




Figure 4. Open-loop frequency response of conventional FC and proposed GBFC amplifiers




Figure 5. Inverting amplifier with unity gain




Figure 6. Step response of the amplifiers with 2.4 V_{P-P} of input

TABLE 2. Simulation results summary

Parameter	FC	GBFC
Power Supply	1.8	1.8
Power Dissipation	873	1018
DC Gain(dB)	42.2	61.9
1% Settling Time (nS)	76.8	83.4
Unity Gain Frequency(MHz)	58.5	54.1
Phase Margin(deg)	88.5	88.1
Diff. Output Swing(V)	2.4	2.4

5 MΩ. A square wave voltage with a range of ±1.2 V and a frequency of 2 MHz is applied to its differential input. The simulated differential outputs of the two circuits are shown in Figure 6. The simulation results summary is given in Table 2.

As can be seen, despite the increase in a voltage gain of the proposed amplifier, the maximum output swing of

both amplifiers is the same. This is because the addition of auxiliary amplifiers has not caused any change in the DC operating point of the main transistors (M₀-M₁₅) in Figure 1.

To evaluate the effect of auxiliary amplifiers and validity of Equation (1), the frequency response of the auxiliary amplifiers is shown in Figure 7. As can be seen voltage gain of these amplifiers is about 22 dB which close to the enhancement gain of the GBFC over the FC.

Also, Table 3 presents the frequency characteristics of the proposed Op-Amp at different process corners. As can be seen, the GBFC has at least about 61.2 dB gain and 88.1° of phase margin at different process corners. Also, the value of the phase margin is considered under a capacitive load of 1pF and 10 pF which resulted in 76.7° and 88.9°, respectively.

The locations of the poles and zeros of the two amplifiers are shown in Table 4. It can be seen that the pole-zero doublets (-175 & -246 MHz) are large enough in comparison to the unity-gain frequency (ω_U) of the GBFC where ω_U is around 54 MHz. As illustrated by Ju and Lee [17], if the pole-zero doublet natural frequency is approximately four times the ω_U, their destructive effect on the step response can be ignored, which is almost the case here as well. It should be noted that the low-frequency pole and zeros below 1 Hz are omitted in Table 4.




Figure 7. Frequency response of the Auxiliary amplifiers

TABLE 3. Proposed GBFC performance at different process corners with C_L=2×5pF

	TT	SS	SF	FS	FF
DC Gain(dB)	61.9	61.2	61.8	61.8	62.3
Unity Gain Frequency (MHz)	54.1	52	55.3	51.9	58.3
Phase Margin(deg)	88.1	88.1	88.2	88.3	88.3
Average 1% Sett. Time (nS)	83.4	118.5	108.3	98.2	81.9

TABLE 4. The location of poles and zeroes

	Poles (MHz)	Zeroes (MHz)
FC	-0.355	-6771
	-2280	
GBFC	-175.8324	-175.8270
	-246.7793	-246.6072
	-634.5±423.6i	-620.09
	-0.0402	

Figures 8 and 9 show Monte Carlo simulation results of 50 runs for the voltage gain and phase margin with a capacitive load of 5 pF, respectively. As shown in Figure 7, the mean (μ) and standard deviation (σ) of the DC voltage gain are 61.95 dB and 0.85 dB, respectively. Also, as can be seen in Figure 8, the mean and standard deviation of the phase margin are 87.74° and 0.26°, respectively. Monte Carlo simulation results show the GBFC is robust against process variations.




Figure 8. Monte Carlo simulation results for the voltage gain of the GBFC




Figure 9. Monte Carlo simulation results for the phase margin of the GBFC

Note that both of the amplifiers have almost the same slew rate, unity gain frequency, phase margin, output swing range, and settling time while the proposed amplifier shows DC gain enhancement of about 20 dB. The power consumption of the GBFC is 1.02 mW while the FC amplifier consumes 0.87 mW, meaning the additional auxiliary amplifiers only consumed 0.145 mW or 14 percent of total power consumption.

4. CONCLUSION

Using two simple single stage amplifiers, the GBFC is presented. To achieve a proper swing at the output of the main amplifier, the input and output DC voltage levels of the auxiliary amplifiers must be set to certain values. The inputs of the auxiliary amplifiers are insulated by the coupling capacitors and therefore they can operate at any input DC voltage level. Diode connected transistors are also used in the output of the auxiliary amplifiers, which keep the output voltage level at the desired level without using an additional common mode feedback circuit. Simulation results show a DC gain enhancement of about 20dB without degrading the output swing and phase margin. The slow settling behaviour arising from the pole-zero doublet is also suppressed since the zero from the single stage auxiliary amplifier is shifted far from unity- gain frequency.

5. REFERENCES

- Hosticka, B. J. "Improvement of the Gain of CMOS Amplifiers", *IEEE Journal of Solid-State Circuits*, Vol. 14, No. 6, (1979), 1111-1114. DOI: 10.1109/JSSC.1979.1051324
- Bult K. & Geelen G. "A Fast-Settling CMOS Operational Amplifier for SC Circuits with 90-dB DC Gain", *IEEE J. of Solid-State Circuits*, Vol. 25, No 6, (1990), 1379-1384. DOI: 10.1109/4.62165.
- Chiu, Y. "On the Operation of CMOS Active-Cascode Gain Stage", *Journal of Computer and Communications*, Vol. 1, No. 6, (2013), 18-24. DOI: 10.4236/jcc.2013.16004.
- Das, M. "Improved design criteria of gain-booster CMOS OTA with high-speed optimizations" *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. 49, No. 3, (2002), 204-207. DOI: 10.1109/TCSII.2002.1013867.
- Razavi, B., Design of Analog CMOS Integrated Circuits. Second Edition. New York, NY:McGraw-Hill, 2016.
- Zhang, S., Zhu, Z., Zhang, H., Xiong, Z. and Li, Q. "A 90-dB DC gain high-speed nested gain-booster folded-cascode opamp", 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Glasgow, UK, 2015, 357-360, doi: 10.1109/PRIME.2015.7251409.
- Assaad R. S. & Martinez S. "The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier", *IEEE Journal of Solid-State Circuits*, Vol. 44, No. 9, (2009), 2535-2542. DOI: 10.1109/JSSC.2009.2024819.
- Akbari M. & Hashemipour O. "A super class-AB adaptive biasing amplifier in 65-nm CMOS technology", *International Journal of*

- Electronics Letters*, Vol. 6, No. 3, (2018), 302-314. DOI: 10.1080/21681724.2017.1376710.
9. Garde M. P., Lopez-Martin, Carvajal A. & Ramirez-Angulo J. "Super Class-AB Recycling Folded Cascode OTA", *IEEE Journal of Solid-State Circuits*, Vol. 53, No. 9, (2018), 2614-2623. DOI: 10.1109/JSSC.2018.2844371.
 10. Lopez-Martin, A., Grade, M. P., Algueta, J. M., Cruz Blus, C. A., Carvajal, R. G. & Ramirez-Angulo, J. "Enhanced Single-Stage Folded Cascode OTA Suitable for Large Capacitive Loads", *IEEE J. of Trans. on Circuits and Syst. II, Express Brief*, Vol. 65, No. 4, (2018), 441-445. DOI: 10.1109/TCSII.2017.2700060.
 11. MiarNaimi, H. and Fallah, M. "A Novel Low Voltage, Low Power and High Gain Operational Amplifier Using Negative Resistance and Self Cascode Transistors", *International Journal of Engineering, Transactions C: Aspects*, Vol. 26, No.3, (2013), 303-308.
 12. Hashemipour, O. and Ghorvanchi, P. "A Very Low Voltage 9TH Order Linear Phase Baseband Switched Capacitor Filter" *International Journal of Engineering, Transactions A: Basics*, Vol. 17, No. 1, (2004), 19-24.
 13. Rashtian, M., Hashemipour, O., Navi, K., Jalali, A. "A Novel Structure for Realization of a Pseudo Two Path Band-Pass Filter". *International Journal of Engineering, Transactions B: Applications*, Vol. 23, No. 3, (2010), 201-208.
 14. Garcia-Alberdi, C., Lopez-Martin, A. J., Acosta, L., Carvajal, R. G. & Ramirez-Angulo, J. "Tunable Class AB CMOS Gm-C Filter Based on Quasi-Floating Gate Techniques", *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 60, No. 5, (2013), 1300-1309. DOI: 10.1109/TCSI.2012.2220504.
 15. Mesri, A., Pirbazari, M. M, Hadidi, K. and Khoei, A. "High gain two-stage amplifier with positive capacitive feedback compensation", *IET Journal of Circuits, Devices and Systems*, Vol. 9, No. 3, (2015), 181-190. DOI: 10.1049/iet-cds.2014.0139.
 16. Joshi, A., Shrimali, H., Sharma and S. K. "Systematic design approach for a gain boosted telescopic OTA with cross-coupled capacitor", *IET Journal of Circuits, Devices and Systems*, Vol. 11, No. 3, (2017), 225-231. DOI: 10.1049/iet-cds.2016.0448.
 17. Ju, H. and Lee, M. "A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers", *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 28, No. 8, (2020), 1770-1781. DOI: 10.1109/TVLSI.2020.2986508.

Persian Abstract

چکیده

یک آپ امپ فولدد کسکود جدید با بهره افزوده شده و با استفاده از تقویت کننده های ساده کمکی ارائه شده است. تقویت کننده های کمکی پیشنهادی به گونه ای طراحی شده اند که دارای ولتاژ حالت مشترک ورودی و خروجی مناسب باشند. یک تقویت کننده کمکی یک طبقه ساده، قطب ها و صفر های کمتری را به تقویت کننده اصلی تحمیل می کند، به علاوه در مقایسه با تقویت کننده های پیچیده تر مصرف توان کمتری نیز دارد. نتایج شبیه سازی با استفاده از فناوری 0.18 μm CMOS نشان از افزایش بهره DC تقویت کننده در حدود 20 دسی بل دارد. این در حالی است که سوئیچینگ مجاز در خروجی، نرخ چرخش، زمان نشست، حاشیه فاز و پهنای باند تقویت کننده پیشنهادی تقریباً مشابه طراحی فولدد کاسکود مبنا است.
