

---

## RESEARCH NOTE

---

# A VERY LOW VOLTAGE 9TH ORDER LINEAR PHASE BASEBAND SWITCHED CAPACITOR FILTER

*O. Hashemipour and P. Goravanchi*

*Department of Electrical and Computer Engineering, Beheshti University  
Evin, Tehran, Iran, hashemipour@cc.sbu.ac.ir*

(Received: June 23, 2003 – Accepted in Revised Form: December 25, 2003)

**Abstract** A very low voltage 9th order linear phase baseband switched capacitor (SC) filter has been designed to be used as part of a cellular GSM (Global System Mobile) receiver. A Gaussian-to-6dB filter of the order of seven is chosen and a second order function is added to reduce the group delay variations around  $1\mu s$ . The filter uses a fully differential topology to increase the dynamic range and reduce the clock feed-through noise and the distortion due to low voltage amplifier. Using a chopper stabilization technique in opamp design reduces the flicker noise. In order to reduce the charge injection two methods of delayed clock phases and dummy switches are used. The filter is realized by cascading the biquad sections. The filter has been designed in a  $0.35\mu m$  CMOS technology and simulated with Hspice using BSIM 3V3 model. The filter operates at 2MHz sampling frequency and 1MHz chopping frequency with a corner frequency of 100 KHz and 7 mW power consumption.

**Key Words** Low Voltage Analog Circuit, Baseband SC Filter

**چکیده** در این مقاله یک فیلتر مرتبه ۹ باند پایه فاز - خطی که به صورت کلید خازنی طراحی شده و در ولتاژ بسیار پایین کار خواهد کرد ارائه می شود. این فیلتر دربرگیرنده GSM سلولی کاربرد داشته و بعنوان فیلتر انتخاب کانال به کار می رود. برای کاهش پراکندگی سیگنال و تداخل تونماد باید پاسخ فاز خروجی، تا حد مطلوبی خطی باشد. لذا یک فیلتر Gaussian-to-6dB مرتبه دوم ۷ انتخاب شده و یک تابع تبدیل تمام گذر مرتبه دوم به آن اضافه می شود تا تغییرات تاخیر گروه حول و حوش  $1\mu s$  نگه داشته شود. پس طراحی نهایی مرتبه ۹ خواهد بود. چون ولتاژ تغذیه 1V می باشد، ساختار فیلتر و آپ امپ های آن تمام تفاضلی است تا گستره پویایی زیاد شده و نوفه حاصل از واگذاری ساعت و اعوجاج ناشی از تقویت کننده ها کاهش یابد. برای کلید شدن خط به خط سیگنال، هر کجا که بحرانی بوده است از کلید های بند پوتین استفاده شده است. با استفاده از طرح ولتاژ مرجع دوتایی، سوئیچینگ ورودی - خروجی انتگرال گیرها زیاد می شود. برای کاهش نوفه فلیکر تکنیک پایدار سازی برشی به کار برده می شود. پدیده تزریق با استفاده همزمان دو روش فازهای ساعت تاخیر یافته و ترانزیستورهای مجازی کاهش می یابد. فرکانس نمونه برداری فیلتر 20 MHz است که ۲۰ برابر فرکانس گوشه فیلتر می باشد و فرکانس برش دهنده ورودی - خروجی آپ امپ 1 MHz است. آپ امپ طراحی شده در این کار بهره DC برابر با 70 dB و پهنای باند بهره واحد برابر با 25 MHz و سوئیچینگ خروجی  $0.7V$  را دارا می باشد. فیلتر در تکنولوژی COMS  $0.35\mu m$  طراحی شده با نرم افزار Hspice و با به کار بردن مدل BSIM 3V3 شبیه سازی شده و نتایج زیر به دست آمد. گستره ورودی پایدار فیلتر بین ۰/۲ تا ۰/۸ ولت بوده، فرکانس قطع 3-dB آن 100 KHz و کل توان مصرفی آن ۷ mW می باشد.

## 1. INTRODUCTION

Baseband filters are the essential blocks in modern cellular telephone receivers, providing a significant amount of the adjacent channel selectivity and thus improving the S/N ratio or the bit error rate. Two techniques are commonly employed to implement the filtering function: continuous-time and switched capacitor. Based on the receiver

architecture the filter can be a band pass or low pass. If the filter is used in the second-IF section it must be a band pass filter and if used in zero-IF, it must be a low pass one. Under the same channel bandwidth condition, the low pass filter (LPF) with respect to the band pass one has a lower Q factor. The Q factor control loops are not needed in base band LPF due to its lower Q.

The time constants in SC filter integrators are a

function of reference clock frequency and the ratio of the capacitor values, which both can be well controlled. Thus the SC approach has the potential of presenting the filter transfer function largely process independent.

The requirements for the baseband filter characteristics are derived from spectral density profile of a GSM modulated signal. Based on the above information the filter corner frequency must be 100KHz with in-band group delay variations up to  $1\mu s$ . Based on the worst-case signal frequency, which passes through the SCF, the filter output slew rate and hence the opamp slew rate must be  $3.2V/\mu s$ . Thus, a 7th order Gaussian-to-6dB characteristics is chosen due to its desired constant group delay within the passband, minimal signal dispersion, minimum intersymbol interference, and stopband steep attenuation slope. Minimizing the intersymbol interference requires that group delay variations within the data bandwidth be lower than the GSM index interval, which is  $3.7\mu s$ . This can be achieved by adding a 2nd order all pass function to the above 7th order transfer function and choosing its proper pole-zero values, the group delay within the required frequency range is reduced to less than  $1\mu s$ .

Due to low voltage power supply, the available MOS overdrive voltage required for switching action is reduced and classical methods of complementary switches (transmission gates) are no longer effective. Thus, to overcome this problem wherever critical (i.e. where varying signals or reference voltages are switched), bootstrapped switches are used.

The low voltage requirements of the circuit results in reduced opamp dynamic range, considerable noise due to the clock feed-through, and amplifying distortion. Using fully differential amplifiers the above problems are reduced considerably.

## 2. FILTER STRUCTURE

In order to implement the 9th order transfer function of the filter, four biquad sections as well as a single pole section are cascaded. Since the transfer function of the composite filter is the

product of poles and zeros of all cascaded biquads, it is independent of pole-zero pairings and biquad orderings. However in order to maximize S/N ratio of all internal nodes within the passband the pairing and ordering are needed. This is done by using the available optimization algorithms for decomposition of the composite filters such as internal S/N ratios maximized [5].

The biquad integrator capacitor scaling is performed to maximize the dynamic range (DR), and to minimize the total capacitance of the filter, where in the latter scaling the minimum unit capacitor is chosen to be 0.25pF. The effective factors in choosing this unit capacitor include: die area, capacitor spread, capacitance error due to routing or process matching limitations, and the desired noise level of the filter. The required algorithms for the above optimizations, which have to be done respectively, can be found in references [3,4]. Figure 1 shows the single pole section, which is placed, as the first section in the biquad chain. A general form of the differential biquad structure used in cascaded sections is shown, in Figure 2. The single pole section is a continuous-time lossy inverting integrator mapped with backward-Euler transformation (instead of bilinear) since this results in a parasitic-insensitive structure [3,7]. In Table 1 the capacitive values of each cascaded section are listed.

## 3. OPAMP DESIGN

In Figure 3 the proposed fully differential opamp is shown. This opamp is a two stage Miller compensated topology. Since the opamp input and output common mode (CM) voltage levels are not the same, in order to use the opamps in biquad integrator chain a double voltage reference scheme as shown in Figure 2 is used to compensate this CM voltage difference.

The common mode feedback (CMFB) circuit is provided for each stage separately, which eliminates the need for an extra inverting CMFB amplifier [1].

Due to the cross-coupled transistor connections in the first stage, the minimum supply voltage for the opamp is  $V_{GS} + V_{DSSat}$ . In Table 2 the opamp simulated performance results are shown.




Figure 1. Single pole section of the filter.




Figure 2. Biquadratic Section in General Form.

#### 4. BOOTSTRAPPED SWITCH

Figure 4 shows the structure of the bootstrapped

switch. The main switch is the MNSW transistor, which its gate has been bootstrapped. During  $\phi_{1n}$  the pre-charged capacitor  $C_{offset}$  which previously

TABLE 1. Capacitor Values of Each Section (pF).

	Single Pole	1 <sup>th</sup> biquad	2 <sup>nd</sup> biquad	3 <sup>rd</sup> biquad	4 <sup>th</sup> biquad
A	0	0.25	1.601	2.573	0.25
B	0	1.083	0.793	5.895	0.4
C	0.25	0.25	0.25	0.587	0.25
D	1.635	0.470	7.781	1.250	1.215
E	0	0.410	0	0.25	0
F	0	0	0.265	0	0.25
G	0.25	0.25	0.25	0.486	0.302
J	0	0	0.25	0	0
K	0	0	0.4	0.25	0
$\Sigma Cap$	$2.135 \times 2$	$2.713 \times 2$	$11.59 \times 2$	$11.291 \times 2$	$2.667 \times 2$

has been charged to VDD is placed between MNSW gate and source and thus in all cases switch provides rail-to-rail operation.

The advantage of this switch with respect to others is that its reliability problems are considered under both low voltage and transient states of the switch [2]. In order to reduce the number of bootstrap switches, the ones in sampling network which connect the output of integrator to the next stage can be shared with the CMFB network as shown in Figure 2.

TABLE 2. Opamp Simulated Performance Results.

Specification	Value	Specification	Value
VDD	1V	Slew Rate	3.37V/us
GBW	25MHz	Load Cap	4pF
PM	80 Deg	Comp Cap	14pF
DC Gain	70dB	Power Dis.	0.78mW
Output Swing	0.15-0.85V		

### 5. NOISE AND CHARGE-INJECTION REDUCTION

In order to reduce the input and output noise, the optimization of the input opamp noise is an important stage of the design. Using higher input current in the input differential pair can reduce thermal noise. The flicker noise can be reduced by chopper stabilization technique [1]. Input chopping is done by four switches in opamp input as shown in Figure 2, where  $\phi_{ch1}$  and  $\phi_{ch2}$  are clock phases to drive chopper switches. The output chopping is done in the output of the opamp's first stage using M31-2 and M41-2 transistors, rather than the output of the second stage. Chopping clock phases must overlap to avoid turning off these switches simultaneously. This causes an increase in the settling time of the opamp. These phases must also




Figure 3. Opamp Structure.




Figure 4. Bootstrapped Switch Structure.

be stable during the transient states of the sampling clock phases.

During the switch turn-off time, charge injection is a serious problem in SC circuits. For switches, which transfer large varying signals, channel charges are modulated by the signal and thus introduce a signal dependent distortion. However, utilizing the bootstrap switches reduces this effect by keeping the switch gate-source voltage independent of the signal. In addition, using delayed clock phases reduces the charge injection even further. Applying this technique, the maximum integration error due to charge injection is limited to transistor S4 that is connected to summing node of the integrator directly. Due to the presence of the clock pulse, approximately half of the S4 channel charge flows into this node, which introduces clock feed-through and DC offset due to

sampling aliasing. A solution to this problem is to introduce a dummy transistor (M<sub>dum</sub> in Figure 2) with its drain and source terminals connected together (only gate to channel capacitance is needed) and the gate area is half the S4 gate area. This transistor is clocked with S4's complementary clock phase.

## 6. SIMULATION RESULTS

The filter is designed and simulated in  $0.35\ \mu\text{m}$  CMOS technology with  $V_{\text{thp}} = 0.62\text{V}$  and  $V_{\text{thn}} = 0.51\text{V}$  using Hspice with BSIM 3V3 model. The achieved results are shown in Table 3. The sampling frequency is 2MHz and opamp input-output chopping frequency is 1MHz. In Figure 5, the filter overall amplitude response as well as 4 biquad and one single pole responses are shown. The phase response with respect to ideal continuous time state is presented in Figure 6. The small deviation in the phase response is due to the usage of backward-Euler mapping in the single pole stage, which has been utilized because of its insensitivity to parasitic elements.

TABLE 3. Filter Simulation Results.

Specification	Value	Specification	Value
Technology	0.35 $\mu\text{m}$	Sampling frequency	2MHz
VDD	1V	Filter stable input range	0.2-0.8 V
$f_{3\text{dB}}$	100KHz	In-band group delay variation	Max 1us
Filter order	9th order	Power consumption	7 mW

## 7. CONCLUSION

SC technique has been applied to design a 9th order baseband linear phase filter to be used as a




Figure 5. Overall and Partial Amplitude Responses of Filter.




Figure 6. Filter Phase Response vs. Ideal s-Domain Response.

part of GSM cellular telephone receiver. The focus of this design was to solve the problems in switches and opamps due to operation in very low voltage regimes while reducing the noise and distortion effects.

## 8. REFERENCES

1. Dessouky, M. and Kaiser, A., "Very Low Voltage Fully Differential Amplifier for Switched-Capacitor Applications", *Proc. Int. Symposium on Circuits and Systems*, Vol. 5, (2000), 441-444.
2. Dessouky, M. and Kaiser, A., "Rail to Rail Operation of Very Low Voltage CMOS Switched Capacitor Circuits," *Proc. Int. Symposium on Circuits and Systems*, Vol. 2, (May 1999), 144-147.
3. Gregorian, R. and Temes, G. C., "Analog MOS Integrated Circuits for Signal Processing", New York, Wiley, (1986).
4. Gregorian, R., Martin, K. and Temes, G., "Switched Capacitor Circuit Design", *Proceeding of the IEEE*, Vol. 71, No. 8, (1983), 941-966.
5. Sedra, A. S. and Brackett, P., "Filter Theory and Design, Analog and Passive. Champaign", Illinois: Matrix Publishers, (1978), 563-572.
6. Rector, S., "An Integrated Switched Capacitor Base-Band Filter for Digital Cellular Receiver Applications", Master of Science Thesis, Arizona State University, (May 1998).
7. Laker, K. and Sansen, W., "Design of Analog Integrated Circuits and Systems", New York, McGraw-Hill, (1994).

