A MICROPROCESSOR-BASED HYBRID DUPLEX FAULT-TOLERANT SYSTEM

L. Zhaohui, Y. Luqing and W. Shouping

Department of Electrical Engineering, Huazhong University of Science and Technology, Wuhan, Hubei, China

O.P. Malik, G.S. Hope and G. Hancock

Department of Electrical Engineering, The University of Calgary, Alberta, Canada

Abstract Reliability is one of the fundamental considerations in the design of industrial control equipment. The microprocessor-based Hybrid Duplex fault-tolerant System (HDS) proposed in this paper has high reliability to meet this demand although its hardware structure is simple. The hardware configuration of HDS and the fault tolerance of this system are described. The switching control strategies in HDS are studied in detail. The disputes between two modules are avoided. The reliability estimation methods are also given.

قابلیت اطمینان، یکی از مهمترین مسائل است. در طراحی یک سیستم کنترل صنعتی سیستم مایکروپروسسوری (HDS) که در ب این مقاله پیشنهاد شده علیرغم ساختار سخت افزاری ساده از قابلیت اطمینان بالائی برای پاسخگوئی به این نیاز برخوردار است. در این مقاله مشخصات سخت افزاری و (HDS) نحوهٔ ساز گاری آن با خطاهای مختلف شرح داده شده و جزئیات نحوهٔ کنترل سوئیچها در آن بیان گردیده. از تعارض بين دو مدول مختلف پرهيز شده. روش تخمين قابليت اطمينان نيز عرضه شده است.

INTRODUCTION

Microprocessor-based systems are widely applied to industrial control. In any such system, reliability is an important consideration. Many

kinds of fault-tolerant systems have been proposed and built [1]. Among them, duplicate systems are well known because of their simple hardware and high reliability.


According to their reliability diagrams, the duplicate systems used today are classified into two types:


(SPDS). Parallel-Series Duplex fault-tolerant System (PSDS).

Series-Parallel Duplex fault-tolerant System

SPDS is comprised of two parallel modules with the same function (Figure 1). Although each module is able to perform complete control function independently, control performance of

the two modules may be different. One module





b. SPDS with Select Switches

Figure 1. Hardware configuration of SPDS

support its control tasks than the other so that the system has a high cost effectiveness. When the module with higher performance is normal, it is

may possess more sophisticated hardware to

active and the other module is standby. The

Vol. 4, Nos. 1 & 2, May 1991 - 37

shown in Figure 2. Let Ma and Mb represent. respectively, the states of module a and module b. Also let S represent the state of the switches.

developed.

Lastly the state of system is represented by N_s . Using 1 to describe Normal and 0 to describe Fault the following Boolean equations are $N_s = (M_a + M_b)^* S$ (1)

If each module has n blocks and B_{xj} stands for the state of block j in module x(x=a or b). then:

switching between two modules is carried out by

The reliability block diagram of SPDS is

either output switches or select switches.

 $N_s = (B_{a1} * B_{a2} \cdots * B_{an} + B_{b1} * B_{b2} \cdots * B_{bn}) * S$ (2) In contrast with SPDS, PSDS is composed of a group of fault-tolerant units and each unit consists of two parallel blocks with the same

function. The reliability diagram is shown in Figure 3. If S_i stands for the state of switches

and B_{xj} stands for the state of block x in unit j, then normal system condition can be represented $N_p = (B_{a1} + B_{b1}) \cdots * (B_{an} + B_{bn}) * S_1 * S_2 * S_n (3)$

MODULE a

its reliability cannot meet the demand of industrial control in some cases. If switches were absolutely reliable, PSDS would have higher reliability than SPDS. Unfortunately, the failure rate of switches cannot be ignored and it is much higher in PSDS than

The hardware configuration of SPDS is

simpler and development cost is lower. However,

in SPDS. The reliability of PSDS is deeply influenced by switches. It is even lower than the reliability of SPDS. So PSDS is generally not suitable for most industrial controllers. To improve the overall reliability of the system, a hybrid Duplicate fault-tolerant System (HDS) is proposed. HDS combines the advantages

of both SPDS and PSDS. It implements the fault tolerance techniques used in the PSDS on the basis of the hardware type configuration of SPDS. HARDWARE CONFIGURATION OF HDS

The hardware configuration of HDS (Figure 4) is

quite similar to SPDS. It includes two parallel

modules with the same function and

communication interfaces between the two microprocessors. Each module can complete the BLOCK an

SWITCHES n




Figure 4. Hardware configuration of HDS

38 - Vol. 4, Nos. 1 & 2, May 1991

output switches may be closed at any one time, 1. If both outputs are normal, the switch with higher priority will be closed.

2. If one output is normal and the other is faulty, the switch on the module with normal output will be closed.

Output switching between the two modules is

carried out by the output switches. The two

relevant outputs from different modules are

joined together after their output switches as the

output of the system. Only one of these two

3. If both outputs are faulty, both switches will be opened. The output switches are operated separately.

As an example, suppose that the system has three outputs A, B and C. It is possible that A and C are from one module and B is from another.

Each module has a hardware monitor. This

monitor is used to supervise the execution of the

programs in the module according to the sequences appointed and to operate output switches according to the test results of both software and hardware. Priority exists between two monitors to ensure that only one of the two relevant switches is closed when both outputs are normal. The priority is set by the operator and

Some extra hardware such as output feedback may be added for some applications.

can be changed during operation.

It is considered good to design input, processing and output hardware on different boards.

FAULT TOLERANCE PRINCIPLE IN HDS

Information flow in each module of HDS is

divided into three levels: input, processing and output instead of the division of hardware as in PSDS. Input level and output level can be further divided into blocks. Each block inputs or outputs a single message or a group of messages. Processing level can also be further divided into blocks. Each block produces a control strategy or

a series of control strategies according to

Journal of Engineering, Islamic Republic of Iran

control tasks of the system independently. Two corresponding input(s). modules share a man-machine dialogue interface. In addition to the three levels mentioned

breaks down.

executive block in each module. This block is crucial for the module because it makes the information "flow." The executive block includes

all the hardware which is necessary for programs to be executed in normal sequence such as microprocessor, data bus and control bus, etc. The module will fail if its executive block

above, a hardware block is defined as an

Two modules run in parallel. In case the communication between the two modules is normal, the system information will flow as described below: 1. The inputs of one module are all transferred

- to the other module as well as entering their own processing level. So each module has two inputs for the same message. They are compared and tested in each module. When both inputs in the module are normal, any one of them or the average of them enters the processing level. If one is faulty and the other normal, the normal one enters the processing level and if both are faulty, the relevant processing block(s) cannot
- 2. All processed results of the two modules are exchanged via communication. They are treated in a similar way as inputs. 3. If both relevant output blocks have normal

described later.

produce correct results. Procedure to test

whether a module is normal or faulty is


output, the output switch with higher priority is closed. If both relevant output blocks do not have normal output, the system fails. Otherwise the output switch connected to the block which has normal output is closed.

The paths of information flow are shown in Figure 5.

If the communication breaks down, HDS downgrades as SPDS. The reliability diagram of HDS is shown in Figure 6. Let B_{xi} , and E_x represent respectively the state of block i and

the executive block in module x (x=a,b;

i=1, 2, ... m) and C,S represent, respectively, the



THE PLANT IN COLUMN TWO IN COL




Figure 6. Reliability block diagram of HDS

(4)

and SPDS.

states of communication and output switches.

In PSDS, the division of blocks is implemented by hardware. With the further division of blocks, the hardware for switching (includes

is ignored. If Nh stands for the state of system,

the following boolean equation is obtained.

 $N_h = S^*(C^*(B_a I^* E_a + B_b I^* E_b) \cdots^*$

can be expressed as:

$$(B_{am}*E_a + B_{bm}*E_b)$$

$$+ C*(B_{al}*\cdots*B_{am}*E_a + B_{bl}* ^*B_{bm}*E_b))$$

 $N_{h} = S^{*}(M_{a} + M_{b}) + S^{*}C^{*}$ $E_{a}^{*}E_{b}^{*}((B_{a}l + B_{b}l)^{*}(B_{a}2 + B_{b}2)\cdots^{*}$ $(B_{am} + B_{bm}) - B_{a}l^{*}\cdots^{*}B_{am} - B_{b}l^{*}\cdots^{*}B_{bm})$ (5)

After suitable transformation, equation (4)

 $(B_{am} + B_{bm}) - B_{al}^* \cdots B_{am} - B_{bl}^* \cdots B_{bm}$ Comparing equation (5) with equation (1), it can be seen that the reliability of HDS is always higher than that of SPDS. If equation (3) is

transformed to a form similar to that of equation

(4), then: $N_{p} = S_{1}^{*} \cdots {}^{*}S_{a}^{*} (M_{a} + M_{b})$ $+ S_{1}^{*} \cdots {}^{*}S_{n}! (B_{a1} + B_{b1}) \cdots {}^{*}(B_{an} + B_{bn})$ $- B_{a1}^{*} \cdots {}^{*}B_{an} - B_{b1}^{*} \cdots {}^{*}B_{bn})$

Suppose that n=m+k and $B_{x1} \cdots B_{xk}$ in PSDS are equivalent to the executive block in HDS. Also, let $C_p = S_1 \cdots^* S_n^* (B_{a1} + B_{b2}) \cdots^* (B_{ak} + B_{bk}) \quad \text{and}$ $C_h = S^* C^* E_a^* E_b. \text{ Then the reliability of HDS is}$

higher than that of PSDS in case the probability

of $C_h = 1$ is larger than the probability of $C_p = 1$.

blocks, the hardware for switching (includes switches, block test and switching control hardware) increases very fast. Practically always,

n is kept smaller than m. Even so, the failure rate of switches in PSDS is much higher than in HDS for most industrial controllers. So HDS is more suitable for industrial control than PSDS

repair and be put back after repair without interrupting the work of another module. The module repaired starts its work from the present state of the system. If the input, processing and output hardware are designed on different

boards, the input and/or output can be removed

Each module in HDS can be removed for

for repair without interrupting the work of the rest of the blocks on that module.

SWITCHING CONTROL IN HDS

Switching control is a key problem for duplicate

systems because of the existence of dispute between two modules [2]. Switching control is carried out in different ways according to switch types. Output select switches are controlled by two blocks or two

modules together. Output switches are controlled only by their own block or module. In both cases, switching control must be performed on the basis of test results.

represent the test results of module x to module y. Then, Maa, Mab, Mba and Mbb have sixteen combinations and only four of them are concordant between the two modules. If the switches connected to module x are controlled

evidently unreasonable.

switching may occur.

results.

simply according to Max and Mbx, it is

After analyzing the test results, a set of rules can be obtained to minimize the dispute between the two modules. For example: 1. If module x thinks that is faulty, it is faulty. 2. If module x is faulty and module y thinks that module x is normal, module y is faulty. According to the above rules, only one case of dispute exists between the two modules. It is (1 0 0 1). If this case is considered as both

The main idea of the first method may be

described as follows: Let Maa and Mbb

represent respectively the self test result of

module a and module b. Let $M_{xy}(x,y=a,b|x\neq y)$

modules being faulty, the control strategy for the switches connected to module x is: $CS_x = M_{xx}^* (M_{yx}^* M_{yy} + M_{yx}^* M_{xy} + M_{xy}^* M_{yy})$ (7) Here x,y = a,b and $x \neq y$. The output switches connected to module x are closed as $CS_x = 1$ and opened as $CS_x = 0$. This control strategy is available for the blocks or modules which possess the ability to do self tests such as the modules in SPDS. However,

The HDS, the second way of switching control mentioned above is preferred. Control strategies of switching at input, processing and output levels are described below.

the dispute is still not fully resolved and wrong

1. Switching control at input level and at processing level. Input(s) of each input block and processing

result(s) of each processing block are in two modules. They are tested by the use of software in two modules at the same time. The software judges the states of blocks by analyzing their

Each input has some laws to follow. These laws can be found off-line and be stored in

memory. They can also be accumulated on-line

again in module x. If the result this time is 1, they can enter the next level. Otherwise, they

feedback from the controlled system, i.e. the

inputs of the controller. This method is not

suitable for systems with large inertia because

some accidents may have occurred before the

by the use of artificial intelligent techniques.

inputs can be estimated in a simple way.

Processing procedure is defined by the

For block i in module z(z=a,b), there are two

designer. So the processing results under certain

test results B_{zia} and B_{zib} produced by module a

and by module b respectively. The test results are also exchanged between the two modules via

communication. The results exchanged are

labeled in B'zib and B'zia. So in module

x(x=a,b), whether the results of this bolck can

enter the next level is determined by the

i). If $B_{zix} = B'_{ziy} = 1$, they can enter the next level.

ii). When $B_{zix} = B'_{ziy}$, this block will be tested

And if $B_{zix} = B'_{ziy} = 0$, they cannot.

cannot. Here, $y = a, b, y \neq x$. 2. Switching control at output level. Output blocks can be tested in two ways: i). For the closed-loop control system, output blocks can be tested according to the

following conditions:

ii). Adding hardware to feed back information from suitable places into module. Let Bx_i stand for the state of output block iin module x. Bxi and B'yi represent, respectively, the states of relevant processing blocks in module x and module y. Following boolean

controller gets feedback information.

equation can be developed: $CSx_j = Ex^* Bx_j^* (Bx_i + B'y_i)$ Here, x,y=a, b $x \neq y$. When CSx/=1, the output

switch connected to this channel may be closed. Otherwise, it must be opened. It can be seen that in HDS all switches are

controlled only according to the test results of their own module. The test results made by the other module are only used as reference. In this

way, disputes between two modules are avoided. **RELIABILITY ANALYSES OF HDS**

The following three hypotheses are given to

Vol. 4, Nos. 1 & 2, May 1991 - 41

presented as below: $Rh = 2^* e^{-\lambda t} - e^{-2\lambda t}$ $+e^{-\lambda_{\mathcal{O}}t}*\left[\prod_{i=1}^{m}\left(2*e^{-\lambda_{i}t}-e^{-2\lambda_{i}t}\right)\right]$

follows the exponential distribution. 2. Failure of each part is independent from the other parts. 3. Blocks with same function have same failure Let λx present the failure rate of part x(x=i)

1. Reliability of each part (such as blocks,

communication interface and switches)

simplify the reliability estimates of HDS:

Let
$$\lambda x$$
 present the failure rate of $part x(x=i)$ for block i , c for communication interface, s for switches and e for executive block). The reliability of HDS without repair can be presented as below:

$$-\left(2^*e^{-\sum_{i=1}^{m}\lambda_it}+e^{-2\sum_{i=1}^{m}\lambda_it}\right)$$
Here, $\lambda=\sum_{i=1}^{m}\lambda_i+\lambda_e$, $\lambda_\sigma=2^*\lambda_e+\lambda_s$.

The reliability of HDS with repair is difficult to obtain directly according to Markov stochastic process. Depending on equation (5), HDS can be divided into three subsystems as shown in

process. Depending on equation (5), HDS can be divided into three subsystems as shown in Figure 7 and the reliability of HDS is the algebraic sum of the reliability of these three subsystems.

Here R_{1r} , R_{2r} and R_{3r} represent, respectively, the reliability of subsystem 1,2 and 3 under

Rhr = R1r + R2r - R2r

presented as below:

So the reliability of HDS with repair can be

repairing condition. R2r can be further presented as: $R2r = \prod_{i=1}^{m} Rbir^* e^{-\lambda_{O}t}$

Here Rbir is the reliability of ith small SPDS in subsystem 2. Note: 1. The repair rate of subsystem 1 is the

weighted average of the repair rates of m+1 parts (block 1-block m and executive block). 2. The repair rate of subsystem 3 is the weighted average of the repair rates of m blocks (block 1-block m).

3. If each block is designed on different board,


subsystem 2 can be considered as series of m small SPDSs ans the total failure rate of

Furthermore, the MTBF (mean time between

failure) and the availability of HDS can be

treated in a similar way. The reliability comparisons among SPDS, PSDS and HDS for a specific application are developed in [3].

switches is $\lambda \sigma$.



CONCLUSIONS

Microprocessor-based hybrid duplicate fault-tolerant system proposed in this paper has the following features:

- Its hardware configuration is simple and flexible.
- It has high reliability due to its fault tolerance at block level, low failure rate of switches and repairable construction.
 Software development cost (especially for test and fault tolerance software) is higher than
- PSDS.

 4. Successful switching control must depend on

that in SPDS. Both software and hardware

development costs are lower than that in

correct test results.

HDS is suitable for industrial control.

HDS is suitable for industrial control.

The fault tolerance and switching control strategies proposed for HDS in this paper can be applied to other multi-processor based fault-tolerant systems.

HDS has been successfully applied to governor for water turbine [3].

REFERENCES

- 1. W.C. Carter, and W.G. Bouricius. Computing, 4, 9
- 2. B. Randell. IEE Trans on S.E. SE-1, 2 (1975).

(1971).

 Y. Luquing, W. Shouping and L.Zhaohui. "Repairable Hybrid Duplicating Fault Tolerant Microprocessor-Based Governor and its Reliability Analysis." Proceedings, Mini and Microcomputer and Their Applications, Sant Feliu de Guixols, Spain (1988)-