



# Ultra Low Power Temperature Compensated Complementary Metal Oxide Semiconductor Ring Oscillator in Subthreshold

E. Sadeghi<sup>a,b</sup>, E. Ebrahimi<sup>\*a</sup>

<sup>a</sup> IC Design Research Laboratory, Electrical & Robotic Engineering Department, Shahrood University of Technology, Shahrood, Iran

<sup>b</sup> Department of Medical Physics and Biomedical Engineering, Faculty of Medicine, Tehran University of Medical Sciences, Tehran, Iran

## PAPER INFO

### Paper history:

Received 15 July 2022

Received in revised form 25 September 2022

Accepted 30 October 2022

### Keywords:

Complementary to Absolute Temperature

Current Reference Ring Oscillator

Subthreshold

Thermal Compensation

## ABSTRACT

Low power consumption, low chip area and fabrication in the standard complementary metal oxide semiconductor (CMOS) process are vital requirements for oscillators used in low-cost bio-implantable and wearable devices. Conventional ring oscillators (ROs) are good candidates for using in biomedical applications. However, their oscillation frequency strongly depends on the temperature. In this study, a temperature compensated ring oscillator with low power consumption is proposed. The transistors of the proposed ring oscillator operate in the subthreshold region to achieve a low power and low voltage performance. Since, in the subthreshold region, the oscillation frequency of a conventional ring oscillator increases with increase in the temperature, two current sources are used to power the proposed subthreshold ring oscillator: a temperature independent current source and a complementary to absolute temperature (CTAT) current source. In the proposed circuit, the CTAT current forms a small part of the total supplied current and its duty is to compensate for the oscillation frequency deviation. Two prototypes of the subthreshold ring oscillator were designed and simulated for a target frequency of 1MHz using commercially available 0.18 $\mu$ m RF-CMOS technology. The thermal coefficient (TC) of the uncompensated ring oscillator was 2400 ppm/ $^{\circ}$ C from -40 $^{\circ}$ C to 85 $^{\circ}$ C, though applying the proposed technique reduces the TC of the ring oscillator to 80.4 ppm/ $^{\circ}$ C with total power consumption as low as 14.5 $\mu$ W.

doi: 10.5829/ije.2023.36.01a.13

## 1. INTRODUCTION

Synthesizing a stabilized clock signal is essential for different analog and digital systems such as RFID and wireless sensor networks (WSNs). The most usual clock references are based on quartz crystal oscillators [1]. Despite excellent stability of crystal oscillators against temperature and process variation, crystal resonators cannot be integrated on a chip by using standard CMOS process; that increases the area and cost of the system. Hence, CMOS oscillators are appropriate candidates for producing clock in various low power and low cost applications such as implantable and wearable biomedical devices, cubic millimetre WSN applications [2] and FRID tags [3]. Different types of CMOS oscillators include LC oscillators, RC relaxation, and ring

oscillators (ROs). The oscillation frequency in CMOS oscillators suffers from poor thermal stability. The thermal instability of the oscillation frequency in CMOS oscillators is due to the dependency of different parameters, such as electron/hole mobility ( $\mu$ ) and threshold voltage ( $V_{TH}$ ) to the temperature and process variations. So, in order to achieve desirable frequency stability, using compensation techniques [4, 5] is mandatory. Thus, several researches have been devoted to effective compensation of the CMOS oscillators [4, 6-13]. Considering the type of application that oscillator is designed for, the appropriate compensation technique is developed. For example, as reported by Katebi et al. [10] the main challenges in the military fields are the precision of the oscillation frequency as well as its thermal stability. To combat these challenges a hybrid cross-

\*Corresponding Author Institutional Email:

[ebrahimi@shahroodut.ac.ir](mailto:ebrahimi@shahroodut.ac.ir) (E. Ebrahimi)

coupled Colpitts VCO is presented by Katebi et al. [10], in which the varactors are driven by CTAT voltages. Although the temperature coefficient (TC) of the VCO and its phase noise are acceptable, its high-power consumption and chip area (due to use of inductors) are not appropriate for biomedical devices. An LC VCO used in an RFID system is also thermally compensated with using an auxiliary varactor loop in a PLL configuration [11]. The proposed method provides adequate frequency stability, but occupies more area because of using several inductors.

Using a frequency to voltage (FV) converter in a feedback loop the TC of a current-reused stacked ring oscillator has been improved by Rodrigues et al. [12]; however, the circuit suffers from the high complexity and nonlinearity of the FV. In order to reduce the TC nonlinearity of an RC oscillator in a wired-communication system a frequency locked loop (FLL) is used by Park et al. [13] that locks the period of the oscillator to a reference time constant. The accuracy of the output frequency of this oscillator over temperature variation is largely depends on the behaviour of the reference resistor used in this configuration; however, this technique provides a low power RC oscillator with moderate TC.

In biomedical and RFID applications, some problems such as low power consumption, low chip area and cost, are the main design considerations [14, 15]. Among different types of the CMOS oscillators, the ring oscillators has the capability of high integration that makes them as an area efficient option for clock generation. However, the main drawback of the ring oscillators is the dependency of their oscillation frequency on the temperature and process variations.

Oscillation frequency in the relaxation oscillators is determined by the RC time constant. The most important result of this dependency is that the frequency of oscillation is affected by the high thermal coefficient of a typical resistance. A technique to compensate the frequency fluctuations in a relaxation oscillator is combination of two polysilicon resistors with positive and negative thermal coefficients in parallel and series. Ueno et al. [6], used two polysilicon resistors with positive and negative thermal coefficients, the frequency temperature coefficient of a relaxation oscillator is reduced to 90 ppm/°C in a temperature range of -20°C to 100°C. This method provides a suitable temperature coefficient and reduces the phase noise by filtering the noise. However, the capacitors and resistors used in this design increase the die area significantly, and the circuit suffers from leakage current of the capacitors in high frequencies. A current mode relaxation oscillator is presented by Chiang and Liu [16] in which a proportional to absolute temperature (PTAT) and a CTAT current source are combined to supply the oscillator with a temperature independent current reference. The main

privilege of the proposed technique is the frequency variations as low as 64 ppm/°C with low power consumption and low chip area. Operation of the transistors in subthreshold can supply a reliable margin for power consumption in long life applications. However, the main drawback of this design is the need for special features like trimming for implementation of precise resistors.

Another technique that improves the stability of the oscillation frequency in a ring oscillator has been proposed by Wang et al. [17]. In this method, the Brokaw's voltage reference with transistors operating in the subthreshold region generate a PTAT voltage source. Since the temperature coefficient of the gate-source voltage of transistors in the ring oscillator is negative [18] (i.e. CTAT), using the PTAT voltage reference provides a temperature independent bias current for the ring oscillator. The main advantages of the method presented by Wang et al. [17] are low jitter and wide temperature operation range with small temperature drift. The main drawback of the circuit introduced by Wang et al. [17] is its high-power consumption and the need for high supply voltage.

Due to the diversity of the thermal compensation techniques, only a conceptual diagram is shown in Figure 1 to demonstrate the idea behind of all thermally compensated ROs.

Chang and Liu. [8] proposed a method to compensate thermal dependency of a bandgap reference (BGR) which is used for analog feature extraction of ECG signals in the sub-blocks of an RFID tag. The PTAT and CTAT voltage generators of the proposed BGR use a cascode structure to reduce frequency dependency on the supply voltage and temperature. However, due to the stack of transistors, this technique is not suitable for low voltage designs.

As reported by Tang and Tang [9], providing a stable bias voltage for a ring VCO can mitigate the frequency instability caused by the process and temperature variations. Tang and Tang [9] stated that the bias voltage which was produced by an external off-chip LDO (Figure 2) along with a compensation circuit; that has provided a reference voltage for the ring oscillator. Using off-chip





Figure 1. Conceptual model of compensation technique



**Figure 2.** Use of off-chip LDO and compensation circuit in [9]

components can be an obstacle for building an area-efficient biomedical system. Besides, using an LDO increase the power consumption and results in higher total power dissipation and lower battery life in the mobile applications. It is worth mentioning that the frequency variation of the circuit reported by Tang and Tang [9] is 2% while the power consumption is as high as  $200\mu\text{W}$ .

A modified RC network has been proposed by Huang and Wentzloff [19] for frequency compensation of a relaxation oscillator. The RC network adds an additional zero to the transfer function of the oscillator that enables temperature compensation of the step response of the oscillator. Due to the temperature dependency of the oscillator time constant (i.e. RC), two different polysilicon and diffusion resistors are used for temperature compensation. In fact, the use of two resistors with negative and positive TC neutralizes the effect of temperature variation on the oscillation frequency. Although very low power consumption and small chip area are achieved by the aforesaid method, its temperature coefficient is not very low.

While different compensated oscillators are introduced in prior works, our work aims to present a new compensation technique for a low power and area efficient ring oscillator operating in the subthreshold region. The rest of the paper organized as follows. The proposed compensation techniques and behaviour of the ring oscillator in the subthreshold region are described in section 2. In section 3, the simulation results are presented, and finally, the conclusion is defined in section 4.

## 2. PROPOSED TECHNIQUE AND CIRCUIT

### 2. 1. Thermal Behavior of a MOSFET in Subthreshold

In the low power circuits, MOS devices usually are biased in weak inversion (subthreshold). A MOS transistor can operate in weak inversion with very low supply voltage and low power consumption. The drain current  $I_D$  of a transistor in

subthreshold is an exponential function of the gate-source voltage ( $V_{GS}$ ) and drain-source voltage ( $V_{DS}$ ) given by Equation (1) [20]:

$$I_D = kI_0 \exp\left(\frac{V_{GS}-V_{TH}}{\eta V_T}\right) \times \left(1 - \exp\left(-\frac{V_{DS}}{V_T}\right)\right) \quad (1)$$

in which  $I_0 = \mu_0 C_{ox} (\eta-1) V_T^2$ ,  $k$  is the aspect ratio of the transistor,  $\mu$  is the carrier mobility,  $C_{ox}$  is the gate oxide capacitance,  $V_T$  is the thermal voltage,  $V_{TH}$  is the threshold voltage of the MOSFET and  $\eta$  is the subthreshold slope factor. For  $V_{DS} > 0.1\text{V}$  the current  $I_D$  is almost independent of  $V_{DS}$  and is given by Equation (2) [21]:


$$I_D = k\mu_0 C_{ox} (\eta-1) V_T \exp\left(\frac{V_{GS}-V_{TH}}{\eta V_T}\right) \quad (2)$$

The carrier mobility, thermal and threshold voltages in Equation (2) are the parameters that depend on the temperature. Therefore, Equation (2) shows that the drain current of a MOS device in subthreshold region extremely depends on the temperature. As discussed by Tajalli and Leblebici [22], the subthreshold current  $I_D$  is proportional to the temperature, and an increase in temperature results in an increase in drain current [23].


### 2. 2. CMOS Ring Oscillator in Subthreshold

A conventional ring oscillator is comprised of an odd number of inverters in a loop. Figure 3 demonstrates a typical ring oscillator with five stages.

Each stage includes a CMOS inverter operating as a delay element and is shown in Figure 4. While ring oscillators occupy very small chip area, their high power consumption and temperature dependency of oscillation frequency are the main issues addressed by prior works [17].



**Figure 3.** Structure of a five-stage conventional ring oscillator



**Figure 4.** Single-stage inverter

In a single stage inverter, the low to high ( $T_{PLH}$ ) and high to low ( $T_{PHL}$ ) propagation delays are controlled by the bias currents of transistors and are given as below:

$$\begin{cases} T_{PHL} = C_{eff}(V_{DD} - V_{tp})/I_{bn} \\ T_{PLH} = C_{eff}V_{tp}/I_{bp} \end{cases} \quad (3)$$

in which  $I_{bp}$  is the source current through PMOS transistor,  $I_{bn}$  is the sink current through NMOS transistor,  $C_{eff}$  is the effective load capacitance of each inverter, and  $V_{tp}$  is the inverter trip voltage. The oscillation frequency of a ring oscillator with N stage is given by Equation (4).

$$f_{osc} = 1/(N(T_{PHL} + T_{PLH})) \quad (4)$$

So the number of inverters (N) and their propagation delays ( $T_{PHL}$  and  $T_{PLH}$ ) define the oscillation frequency of a ring oscillator [24]. According to Equations (3) and (4), the oscillation frequency of a ring oscillator is a function of the bias current, the supply voltage, and  $V_{tp}$ . Since the threshold voltage and carrier mobility of a transistor are modulated by the temperature, the bias current and  $V_{tp}$  are also varied by the temperature. In the design of an inverter the source ( $I_{bp}$ ) and sink ( $I_{bn}$ ) currents are typically chosen identical by proper sizing of the inverters' PMOS and NMOS transistors. Thus, supposing  $I_{bn} = I_{bp} = I_{bias}$  and replacing  $T_{PHL}$  and  $T_{PLH}$  from Equation (3) to Equation (4), the oscillation frequency can be written as Equation (5). Apparently, Equation (5) indicates that the oscillation frequency of the RO is linearly controlled by the NMOS and PMOS drain currents.

$$f_{osc} = I_{bias}/(N(C_{eff}V_{DD})) \quad (5)$$

The transistors of an inverter in a ring oscillator can be designed to operate in subthreshold (weak inversion) or above threshold (strong inversion). In the strong inversion region, the current of each inverter decreases with an increase in the temperature, that results in reduction of the oscillation frequency [25]. On the other hand, due to the diffusion nature of the subthreshold current in MOS transistors, an increase in temperature results in increase in the transistor current and, according to Equation (5), leads to an increase in the oscillation frequency in subthreshold region [18, 20]. Thus, the temperature behaviour of an RO in subthreshold region is the opposite of that of in the above threshold.


In this study, a conventional 5-stage ring oscillator with 1 MHz oscillation frequency is designed in the subthreshold region with 1.44  $\mu$ W power consumption (without bias circuitry). The variation of the oscillation frequency of the oscillator with temperature is simulated and depicted in Figure 5. As shown in this figure, the uncompensated oscillator has 2400 ppm/ $^{\circ}$ C frequency variation (about 30% frequency deviation) in the temperature range of -40  $^{\circ}$ C to 85  $^{\circ}$ C. In order to use such

a low-power subthreshold ring oscillator as a reference frequency in an area efficient application such as RFIDs and biomedical devices, using some compensation techniques are mandatory. Therefore, a new compensation technique for the ring oscillators that operate in weak inversion is presented as follows.


### 2. 3. Concept of the Proposed Compensation Technique

As discussed above and illustrated in Figure 5, the oscillation frequency of a subthreshold RO is almost proportional to the absolute temperature (PTAT). To alleviate this issue a conceptual model of the proposed compensation technique is illustrated in Figure 6. In this technique, a constant current source as well as a CTAT current source are used to supply the ring oscillator. The constant current source provides the main portion of the required current and the CTAT current source only compensate the PTAT behaviour of the frequency variation. In other word, while the frequency of the subthreshold oscillator increases with the temperature, the CTAT current source reduces supplied current source in such a way that a minimum frequency variation is achieved. The exact value of the CTAT current can be obtained through simulations.

**2. 3. 1. CTAT and Constant Current Sources** To verify the proposed concept, two prototypes of the low-power thermally compensated ring oscillators with different CTAT current sources were designed and



**Figure 5.** Frequency variation of a typical uncompensated subthreshold RO



**Figure 6.** Concept of the proposed compensation technique

simulated in a standard 0.18 $\mu$ m RF CMOS technology. The first CTAT current generator is based on the thermal behaviour of the PN junction potential in a lateral BJT and the other is based on the threshold voltage of a MOS device. The circuits used for CTAT and constant current sources in this work are explained as follows.

### 2. 3. 1. 1. Generating CTAT current using Base-Emitter voltage of a BJT

As we know, the base emitter voltage ( $V_{BE}$ ) of a bipolar junction transistor (BJT) is inversely proportional to the temperature. The first order approximation of temperature dependency of the base emitter voltage is expressed as Equation (6):

$$V_{BE}(T) = V_{BE}(T_r) \frac{T}{T_r} + V_{g0} \left( 1 - \frac{T}{T_r} \right) \quad (6)$$

where the  $V_{g0}$  is the bandgap voltage of silicon at 0 K, T and  $T_r$  are the designed and reference temperatures in Kelvin respectively. Since  $\partial V_{BE} / \partial T \approx -1.5$  mV/K at room temperature,  $V_{BE}$  is a traditional solution for CTAT current generation [26]. Figure 7 illustrates the suggested structure which employs a diode-connected BJT to generate the required CTAT current [27] in this circuit. The operational amplifier in a negative feedback loop guarantees identical potentials for nodes A and B such that the current of resistor  $R_1$  will be  $V_{EB1} / R_1$ . Consequently, the output CTAT current is obtained through the current mirror transistors  $M_2$  and  $M_3$  as stated in Equation (7).

$$I_{CTAT} = \frac{V_{EB1}}{R_1} \quad (7)$$

### 2. 3. 1. 2. CTAT Current Generator Using Threshold Voltage of a MOSFET

The absolute value of the threshold voltage of a MOS devices decreases with an increase in temperature and has an almost linear relation with the temperature in the range of 200 K to 400 K [28]. As a first order approximation, the temperature dependency of the threshold voltage is expressed by Equation (8):

$$V_{TH}(T) = V_{TH}(T_0) + \alpha_{VTH}(T - T_0) \quad (8)$$




Figure 6. CTAT current generator using  $V_{EB}$

in which  $V_{TH}(T_0)$  is the threshold voltage at temperature  $T_0$ , and  $\alpha_{VTH}$  is a negative temperature coefficient in a standard CMOS technology [25, 26]. Hence, absolute threshold voltage has a negative slope and can be utilized for generating a CTAT current. The circuit that used as a CTAT current source is shown in Figure 8. This circuit extracts  $V_{TH}$  and generates a CTAT current that is directly proportional to the threshold voltage of a PMOS transistor [29].

In Figure 8,  $M_3$  and  $M_4$  play the role of threshold voltage extractor. Supposing identical  $|V_{THp}|$  for all PMOS transistors, one can write:

$$V_{SD1} = V_{SG1} - V_{SD2} \quad (9)$$

In this circuit,  $M_3$  operates in the saturation region and  $M_2$  operates in the linear region permanently. So  $V_{SD2}$  can be expressed as follows:

$$V_{SD2} = \sqrt{2I} \left( \sqrt{\frac{1}{K_3} + \frac{3}{K_2}} - \sqrt{\frac{1}{K_3}} \right) \quad (10)$$

in which  $K_i = \mu_p C_{ox} (w/l)_i$ . Assuming  $K_2 = K_3 = K_1/3$ , the drain source voltage of  $M_3$  is given below:

$$V_{SD1} = |V_{THp}| + \sqrt{\frac{6I}{3K_3}} - \sqrt{\frac{2I}{K_3} + \frac{6I}{K_3}} + \sqrt{\frac{2I}{K_3}} \approx |V_{THp}| \quad (11)$$

The operational amplifier puts the voltage  $V_{SD1}$  across a resistor with low TC to provide required  $I_{CTAT}$  that is given by Equation (12).

$$I_{CTAT} = \frac{|V_{THp}|}{R} \quad (12)$$

### 2. 3. 2. Constant current source ( $I_{Constant}$ )

To implement the required constant current in Figure 6 (i.e.  $I_{Constant}$ ), a PTAT and a CTAT current are combined in such a way that a temperature independent current is generated by the circuit in Figure 9 [27]. Supposing identical aspect ratios for  $M_{1-4}$  and emitter area ratio  $A_{E1} / A_{E2}$  equals to  $n$  for  $Q_1$  and  $Q_2$ , and writing KVL for




Figure 8. CTAT current generator using  $|V_{THp}|$

the loop including  $Q_1$  and  $Q_2$  and  $R_1$ , the current  $I_{PTAT}$  is obtained as Equation (13).

$$I_{PTAT} = \frac{\Delta V_{BE}}{R_1} = \frac{V_T}{R_1} \ln(n) \quad (13)$$

The CTAT current  $I_{CTAT}$  is also given by Equation (14):

$$I_{CTAT} = \frac{V_{BE3}}{R_2} \quad (14)$$

The sum of PTAT and CTAT currents is mirrored in  $M_4$  and  $I_{ref}$  is obtained as follows:

$$I_{ref} = I_{PTAT} + I_{CTAT} = \frac{V_T}{R_1} \ln(n) + \frac{V_{BE3}}{R_2} \quad (15)$$

In order to find appropriate  $R_1$  and  $R_2$  for the thermal compensation of  $I_{ref}$ , one should solve the derivative of the reference current with respect to the temperature in Equation (16).

$$\frac{\partial I_{ref}}{\partial T} = \frac{k}{qR_1} \ln(n) + \frac{\partial V_{BE3}}{\partial T} \frac{1}{R_2} = 0 \quad (16)$$

### 2. 4. Proposed Compensated RO: Transistor Level

Using CTAT current generators discussed in sections 2.3.1.1 and 2.3.1.2, and the constant current generator in Figure 9, two prototypes of the proposed compensated RO are shown in Figures 10 and 11. According to Figure 10, the CTAT current source in Figure 7 is applied to a conventional ring oscillator to compensate PTAT behaviour of the oscillation frequency of the RO in subthreshold region. In this circuit, the constant current source, which is in parallel to the CTAT current source, provides the major part of the required current for supplying the oscillator.

As shown in Figure 11, the second prototype of the proposed technique is realized by using the CTAT generator depicted in Figure 8. In this circuit, like previous prototype, the constant current generator has also the duty of supplying most of the total power required by RO.




Figure 9. Constant current generator




Figure 10. First circuit implementation of the proposed compensation technique




Figure 11. Second circuit implementation of the proposed compensated ring oscillator

### 3. SIMULATION RESULTS

To verify the performance of the proposed technique, both circuits depicted in Figures 10 and 11 are designed and simulated in an available commercial 0.18 $\mu$ m RF CMOS process. Tables 1 and 2 represent the circuit parameter values of the designed circuits of Figures 10 and 11, respectively. It is worth noting that the aspect ratio of NMOS ( $Mr_1$ - $Mr_5$ ) and PMOS ( $Mr_6$ - $Mr_{10}$ ) transistors for the RO core are chosen 23 $\mu$ m/1 $\mu$ m and 69 $\mu$ m/1 $\mu$ m, respectively.

Both circuits are designed for 1MHz oscillation frequency with a 1.8-V power supply and total current consumption of 800 nA. In this case study the constant current source with 700 nA has the major contribution to the total power consumption, though the CTAT current source generates only 100 nA to compensate the frequency deviation. The simulated total supply current, i.e.  $I_{CTAT} + I_{Const}$ , of the first and second prototypes is

depicted in Figure 12. The slope of the total current in both cases is negative and almost equal to  $-2.2 \text{ nA}/^\circ\text{C}$ .


The output waveforms of the compensated ring oscillators for different temperature values are illustrated in Figure 13. While the amplitude of output waveforms of the ROs varies by temperature, the oscillation frequency is nearly constant for both prototypes.

**TABLE 1.** Circuit parameter values for the first proposed compensated RO

Device	Size	Device	Size
M <sub>1</sub>	0.23/4.3 μm	M <sub>11</sub>	0.28/8 μm
M <sub>2</sub>	0.22/0.75μm	M <sub>12</sub>	0.28/8 μm
M <sub>3</sub> & M <sub>4</sub>	3.6/4 μm	M <sub>13</sub>	0.28/8 μm
M <sub>5</sub> & M <sub>6</sub>	4.4/8 μm	M <sub>14</sub>	0.22/14 μm
M <sub>7</sub>	0.6/0.35 μm	R <sub>1</sub>	5.5 MΩ
M <sub>8</sub>	0.22/10 μm	R <sub>2</sub>	104 kΩ
M <sub>9</sub>	0.22/10 μm	R <sub>3</sub>	3.2 MΩ
M10	0.22/16 μm		

**TABLE 2.** Circuit parameter values for the second proposed compensated RO

Device	Size	Device	Size
M <sub>1</sub>	0.22/0.44μm	M <sub>11</sub> & M <sub>12</sub>	18.9/8 μm
M <sub>2</sub>	0.42/0.2 μm	M <sub>13</sub> & M <sub>14</sub>	1.54/20 μm
M <sub>3</sub>	0.6/0.18 μm	M <sub>15</sub>	0.32/4 μm
M <sub>4</sub>	0.22/0.2 μm	M <sub>16</sub>	0.28/8 μm
M <sub>5</sub>	0.22/0.2 μm	M <sub>17</sub>	0.28/8 μm
M <sub>6</sub>	0.42/0.85μm	M <sub>18</sub>	0.28/8 μm
M <sub>7</sub>	0.23/1.6 μm	M <sub>19</sub>	0.22/13.8μm
M <sub>8</sub>	0.26/18 μm	R <sub>1</sub>	6.6 MΩ
M <sub>9</sub>	0.26/10 μm	R <sub>2</sub>	104 kΩ
M <sub>10</sub>	1.05/0.18μm	R <sub>3</sub>	3.2 MΩ





**Figure 12.** Total supply current  $I_{CTAT}+I_{Const}$


For more precise investigation of the frequency variation with temperature, Harmonic Balance (HB) analysis is performed for the proposed compensated and uncompensated ROs and their oscillation frequencies are depicted in Figure 14 for  $-40 \text{ }^\circ\text{C}$  to  $85 \text{ }^\circ\text{C}$  temperature range. Simulation results show that the temperature coefficient of the oscillation frequency for the first compensated RO is  $80.4 \text{ ppm}/^\circ\text{C}$ , while the total power consumption (including bias circuitry) is only  $14.5 \mu\text{W}$ . The temperature coefficient of the oscillation frequency for the second prototype is  $80.4 \text{ ppm}/^\circ\text{C}$  as well and the total power consumption (including bias circuitry) is  $34.1 \mu\text{W}$ . It is worth noting that the temperature coefficient of the uncompensated RO in Figure 14 is as high as  $2400 \text{ ppm}/^\circ\text{C}$ . Hence, the comparison of the temperature coefficients between compensated and uncompensated ROs in Figure 14 explicitly reveals the efficacy of the proposed technique for compensation of the subthreshold ROs.

The sensitivity of the oscillation frequency to the supply fluctuation is also shown in Figure 15. As seen in this figure the proposed circuits have less than 10% frequency variation, though the uncompensated RO has more than 100% frequency variation.


In order to examine the behavior of the compensation method against process variations, the simulated oscillation frequency versus temperature for different process corners is depicted in Figure 16. According to Figure 16, both prototypes of the compensated RO are robust against process variations.



**Figure 13.** Output waveforms of the (a) first and (b) second compensated ring oscillator at different temperatures





**Figure 14.** Simulated frequency versus temperature for subthreshold compensated and uncompensated ring oscillators




**Figure 15.** Frequency variation versus supply voltage fluctuation of the oscillators

To estimate the total active area, the layouts of both proposed circuits in Cadence are shown in Figure 17. The total die area of the first and second compensated ROs are  $296\mu\text{m}\times 293\mu\text{m}$  and  $287\mu\text{m}\times 292\mu\text{m}$ , respectively.

The performance of the proposed compensated ROs and some previous state of the art works are summarized in Table 3. Since, the different works may be designed at different frequencies with different power consumptions, the following figure of merit (FOM) is used to compare the overall performance of the circuits: The FOM is defined as  $(TC \times P_{\text{total}}) / f_{\text{osc}}$  in which  $P_{\text{Total}}$  is the total power consumption in  $\mu\text{W}$ ,  $f_{\text{osc}}$  is the oscillation frequency in MHz and TC is the temperature coefficient of the compensated oscillator in ppm/°C. Apparently the FOM of the proposed compensated ring oscillator is among the best FOMs in Table 3. That is, using an appropriate compensation technique and operating in subthreshold, an excellent frequency stability has been achieved with a very low power consumption; that results in an excellent FOM in Table 3. The proposed compensated RO provides a low TC clock signal without need for any



**Figure 16.** Oscillation frequency at different process corners for (a) first and (b) second compensated circuits. (FF is fast NMOS and fast PMOS, SF is slow NMOS and fast PMOS, FS is fast NMOS and slow PMOS, and SS is slow NMOS and slow PMOS corner)



(a)



(b)

**Figure 17.** The layout of (a) the first and (b) second compensated ROs



**TABLE 3.** Performance summary of the proposed and previously reported works

Reference	[8]	[29]	[30]	[7]	[31]	[6]	1 <sup>st</sup> Proposed RO	2 <sup>nd</sup> Proposed RO
Year	2019	2016	2014	2013	2009	2009		
Process (nm)	180	180	130	130	130	350	180	180
V <sub>DD</sub> (V)	1.2	3	1	2.5	1.5	3	1.8	1.8
f (MHz)	13.4	1.9	1.2	1	3.2	30	1	1
P (μW)	157.8	390	5.8	428	38.4	180	14.5	34.1
Δf/f <sub>c</sub> %	N/A	1.16	±1.8	N/A	N/A	N/A	1.005	1.005
TC (ppm/°C)	193.15	92.8	296	108	125	90	80.4	80.4
Temp. (°C)	[-20–100]	[-40 – 85]	[-40 – 80]	[-20 – 200]	[-20 – 60]	[-20 – 100]	[-40 – 85]	[-40 – 85]
Area (mm <sup>2</sup> )	0.12	0.22	0.016	0.007	0.15	0.08	0.087	0.084
FOM	2274	19048	1420	46224	1500	540	1165	2741

precise resistor, capacitor or off-chip component, and needs no special feature like trimming that makes it compatible with cost-efficient standard CMOS technology. It is worth mentioning that the most of the prior researches are devoted to compensation of RC relaxation oscillators or above-threshold ring oscillators, though here the compensation of the subthreshold RO has been targeted.

### 3. CONCLUSION

A low power thermally compensated CMOS ring oscillator is developed in which the RO core operates in subthreshold region. Since the oscillation frequency of a ring oscillator in subthreshold is proportional to the absolute value of the temperature, the proposed technique suggests combining a CTAT and a constant current source for powering up the RO. In the proposed technique, the constant current source provides the major part of biasing current and the CTAT current source has the duty of frequency compensation. To verify the performance of the technique, two different implementations of the circuit are designed and simulated in a standard 0.18μm RF-CMOS process. In one prototype of the circuit, required CTAT current is developed by utilizing the CTAT nature of the threshold voltage, though the other circuit exploits a diode-connected BJT. Simulation results showed that the TC of an uncompensated RO was dramatically reduced from 2400ppm/°C to 80.4ppm/°C while the total power consumptions of the first and second configurations were 34.1μW and 14.5μW respectively. Sensitivity analysis for the circuits regarding to the process variations and V<sub>DD</sub> fluctuations showed the robust behavior of the compensated ROs.

The main novelty of the proposed compensated RO is use of the ring oscillator in subthreshold for achieving

low power dissipation, and use of two new low power circuits for biasing and compensation. Since the thermal behavior of the RO in subthreshold is different from that of in above threshold region, therefore the required compensation technique in this paper is completely different from previous works.

### 4. REFERENCES

1. Wang, T.-M., Ker, M.-D. and Liao, H.-T., "Design of mixed-voltage-tolerant crystal oscillator circuit in low-voltage CMOS technology", *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 56, No. 5, (2009), 966-974. doi: 10.1109/TCSI.2009.2016172
2. Zong, Y., Dai, X., Gao, Z., Binns, R. and Busawon, K., "Simulation and evaluation of pulse-coupled oscillators in wireless sensor networks", *Systems Science & Control Engineering*, Vol. 6, No. 1, (2018), 337-349. <https://doi.org/10.1080/21642583.2018.1496043>
3. Farzeen, S., Ren, G. and Chen, C., "An ultra-low power ring oscillator for passive UHF RFID transponders", 53rd IEEE International Midwest Symposium on Circuits and Systems, (2010), 558-561. doi: 10.1109/MWSCAS.2010.5548887
4. Sundaresan, K., Allen, P.E. and Ayazi, F., "Process and temperature compensation in a 7-MHz CMOS clock oscillator", *IEEE Journal of Solid-State Circuits*, Vol. 41, No. 2, (2006), 433-442. doi: 10.1109/JSSC.2005.863149
5. Lahiri, A. and Tiwari, A., "A 140μA 34ppm/°C 30 MHz clock oscillator in 28nm CMOS bulk process", International Conference on VLSI Design (VLSID), (2013), 173-178. doi: 10.1109/VLSID.2013.184
6. Ueno, K., Asai, T. and Amemiya, Y., "A 30-MHz, 90-ppm/°C fully-integrated clock reference generator with frequency-locked loop", *ESSCIRC*, (2009), 392-395. doi: 10.1109/ESSCIRC.2009.5325940
7. Sadeghi, N., Sharif-Bakhtiar, A. and Mirabbasi, S., "A 0.007mm<sup>2</sup> 108ppm/°C 1-MHz relaxation oscillator for high-temperature applications up to 180 °C in 0.13μm CMOS", *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 60, No. 7, (2013), 1692-1701. doi: 10.1109/TCSI.2012.2226500
8. Chang, Y.-A. and Liu, S.-I., "A 13.4-MHz relaxation oscillator with temperature compensation", *IEEE Transactions on Very*

- Large-scale Integration (VLSI) Systems*, Vol. 27, No. 7, (2019). doi: 10.1109/TVLSI.2019.2908204
9. Tang, J. and Tang, F., "Temperature and process independent ring-oscillator using compact compensation technic", IEEE International Conference on Anti-Counterfeiting Security and Identification in Communication (ASID), (2010), 49-52. doi: 10.1109/ICASID.2010.5551842
  10. Katebi, M., Nasri, A., Toofan, S. and Zolfkhani, H., "A temperature compensation voltage-controlled oscillator using a complementary to absolute temperature voltage reference", *International Journal of Engineering, Transactions B: Applications*, Vol. 32, No. 5, (2019), 710-719. doi: 10.5829/ije.2019.32.05b.13
  11. Liu, Q., Chai, Ch., "A 1.8 GHz temperature drift compensated LC-VCO for RFID transceiver", *Analog Integrated Circuits and Signal Processing*, Vol. 105, (2020), 7-12. <https://doi.org/10.1007/s10470-020-01694-x>
  12. Rodrigues, G., Brito, D., Busse, H., Fernandes, J., Silva, J. and Rabuske, T., "A Temperature-Compensated 57 PPM/°C 10MHz, 2.4μW Stacked Ring Oscillator", IEEE International Symposium on Circuits and Systems (ISCAS), Korea, 2021. doi: 10.1109/ISCAS51556.2021.9401370
  13. Park, K.S., Khashaba, A., Abdelrahman, A., Li, Y., Wang, T., Xia, R., Pal, N. and Hanumolu, P.K., "A second-order temperature compensated 1μW/MHz 100MHz RC oscillator with ±140ppm inaccuracy from -40°C to 95°C", IEEE Custom Integrated Circuits Conference (CICC), USA, 2021. doi: 10.1109/CICC51472.2021.9431420
  14. Yan, L., Harpe, P., Osawa, M., Harada, Y., Tamiya, K., Van Hoof, C. and Yazicioglu, R.F., "24.4 A 680nA fully integrated implantable ECG-acquisition IC with analog feature extraction", IEEE Solid-State Circuits Conference Digest of Technical Papers (ISSCC), (2014), 418-419. doi: 10.1109/ISSCC.2014.6757495
  15. Yazicioglu, R.F., Kim, S., Torfs, T., Merken, P. and Van Hoof, C., "A 30μw analog signal processor ASIC for biomedical signal monitoring", IEEE Solid-State Circuits Conference Digest of Technical Papers (ISSCC), (2010), 124-125. doi: 10.1109/ISSCC.2010.5434026
  16. Chiang, Y.-H. and Liu, S.-I., "A submicrowatt 1.1-MHz CMOS relaxation oscillator with temperature compensation", *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 60, No. 12, (2013), 837-841. doi: 10.1109/TCSII.2013.2281920
  17. Wang, Y., Chan, P.K. and Li, K.H., "A compact CMOS ring oscillator with temperature and supply compensation for sensor applications", IEEE Computer Society Annual Symposium on VLSI (ISVLSI), (2014), 267-272. doi: 10.1109/ISVLSI.2014.15
  18. Filanovsky, I. and Allam, A., "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits", *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, Vol. 48, No. 7, (2001), 876-884. doi: 10.1109/81.933328
  19. Huang, K. and Wentzloff, D., "A 1.2-MHz 5.8μW temperature-compensated relaxation oscillator in 130-nm CMOS", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 61, No. 5, (2014), 334-338. doi: 10.1109/TCSII.2014.2312634
  20. Taur, Y. and Ning, T.H., *Fundamentals of modern VLSI devices*, Cambridge university press, (2013).
  21. Calhoun, B., Chandrakasan, A. and Wang, A., *Sub-threshold design for ultra-low-power systems*. 2006, Springer New York.
  22. Tajalli, A. and Leblebici, Y., *Extreme low-power mixed signal IC design: Subthreshold source-coupled circuits*, Springer Science & Business Media, (2010).
  23. Ueno, K., Hirose, T., Asai, T. and Amemiya, Y., "A 300 nW, 15ppm/°C, 20ppm/°C CMOS voltage reference circuit consisting of subthreshold MOSFETs", *IEEE Journal of Solid-state Circuits*, Vol. 44, No. 7, (2009), 2047-2054. doi: 10.1109/JSSC.2009.2021922
  24. Mandal, M. and Sarkar, B.C., "Ring oscillators: Characteristics and applications", *Indian Journal of Pure and Applied Physics* Vol. 48, (2010), 136-145.
  25. Najafizadeh, L., "Voltage references using mutual compensation of mobility and threshold voltage temperature effects", Ph.D. thesis, Alberta, (2004).
  26. Razavi, B., "Design of analog CMOS integrated circuits", Tsinghua University Press Co., Ltd., (2005).
  27. Palumbo, G., "Voltage references: From diodes to precision high-order bandgap circuits [book review]", *IEEE Circuits and Devices Magazine*, Vol. 18, No. 5, (2002), 45-45.
  28. Prijić, Z., Dimitrijević, S. and Stojadinović, N., "Analysis of temperature dependence of CMOS transistors threshold voltage", *Microelectronics Reliability*, Vol. 31, No. 1, (1991), 33-37. [https://doi.org/10.1016/0026-2714\(91\)90342-5](https://doi.org/10.1016/0026-2714(91)90342-5)
  29. Filanovsky, I., "Input-free  $V_{TP}$  and  $-V_{TN}$  extractor circuits realized on the same chip", *Analog Integrated Circuits and Signal Processing*, Vol. 19, No. 2, (1999), 151-157. <https://doi.org/10.1023/A:1008353815230>
  30. Zhang, S., Li, A., Han, Y., Jie, L., Han, X. and Cheung, R.C., "Temperature compensation technique for ring oscillators with tail current", *Electronics Letters*, Vol. 52, No. 13, (2016), 1108-1110. <https://doi.org/10.1049/el.2016.1039>
  31. Choe, K., Bernal, O.D., Nuttman, D. and Je, M., "A precision relaxation oscillator with a self-clocked offset-cancellation scheme for implantable biomedical SoCs", IEEE Solid-State Circuits Conference-Digest of Technical Papers, (2009), 402-403. doi: 10.1109/ISSCC.2009.4977478

## Persian Abstract

## چکیده

مصرف توان کم، اندازه کوچک سطح مورد استفاده و ساخت در فرآیند CMOS از الزامات حیاتی در طراحی نوسان سازهای حلقوی است که در افزاره ها و دستگاه‌های قابل کاشت زیستی و پوشیدنی استفاده می‌شود. اما فرکانس نوسان سازهای حلقوی به شدت به دما وابسته است. در این مطالعه یک نوسان ساز حلقوی جبران سازی شده نسبت به دما با توان مصرفی کم پیشنهاد شده است. ترانزیستورهای نوسان ساز حلقوی پیشنهادی برای دستیابی به عملکرد با مصرف توان کم و ولتاژ پایین در ناحیه زیرآستانه بایاس شده‌اند. از آنجایی که فرکانس نوسان یک نوسانگر حلقوی معمولی در ناحیه زیرآستانه با افزایش دما افزایش می‌یابد، در تکنیک پیشنهادی، از دو منبع جریان برای تغذیه نوسان ساز حلقوی استفاده می‌شود: یک مرجع جریان مستقل از دما (جریان با افزایش دما ثابت است) و یک مرجع جریان مکمل CTAT که با افزایش دما جریان آن کاهش می‌یابد. در مدار پیشنهادی، جریان CTAT بخش کوچکی از کل جریان مورد نیاز نوسان ساز را تشکیل می‌دهد و وظیفه آن فقط جبران میزان انحراف فرکانس نوسان نسبت به دما است. دو نمونه اولیه از نوسان ساز حلقوی زیرآستانه برای فرکانس هدف ۱ مگاهرتز با استفاده از فناوری 0.18 RF CMOS میکرومتر طراحی و شبیه سازی شد. ضریب حرارتی (TC) نوسان ساز حلقوی جبران سازی نشده در محدوده دمایی  $+85^{\circ}\text{C}$  تا  $-40^{\circ}\text{C}$  برابر با  $2400\text{ ppm}/^{\circ}\text{C}$  می‌باشد، در حالیکه به کارگیری روش پیشنهادی ضریب حرارتی نوسانگر حلقوی را به  $80/4\text{ ppm}/^{\circ}\text{C}$  با مصرف کل توان به اندازه  $5/14$  میکرووات کاهش داد.